

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 11-195620

(43)Date of publication of application : 21.07.1999

(51)Int.Cl.

H01L 21/285  
H01L 21/285  
C23C 14/34  
H01L 21/8238  
H01L 27/092  
H01L 29/78  
H01L 21/336

(21)Application number : 10-248351

(71)Applicant : NEC CORP

(22)Date of filing : 02.09.1998

(72)Inventor : HAMANAKA NOBUAKI  
INOUE AKIRA  
ABIKO HITOSHI  
HIGUCHI MINORU

(30)Priority




Priority number : 09297022    Priority date : 29.10.1997    Priority country : JP

## (54) MANUFACTURE OF SEMICONDUCTOR DEVICE AND SPUTTERING DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To sputter a high-melting point metal on the condition that the deterioration of the breakdown strength of a gate due to a sputtering device is not generated, in a method of manufacturing a semiconductor device, which is formed with a high-melting point metal silicide layer.

SOLUTION: A semiconductor device is manufactured into a structure, wherein a high-melting point metal is deposited on the whole surface of a silicon substrate formed with a gate electrode of a semiconductor element to form a high-melting point metal film and thereafter, when a heat treatment is performed on the surface of the substrate and a high-melting point metal silicide layer is formed on the interface between the surface of the substrate and the high-melting point metal film, the high-melting point metal film is sputtered and deposited by a magnetron sputtering unit on the condition that the amount  $Q$  of a charge to reach the gate electrode is less than  $5 \text{ C/cm}^2$ . Moreover, a sputtering device 30 is constituted into a structure, wherein a collimator plate 32, which has a multitude of through holes penetrated from a target toward a wafer and consists of a conductor, is made to interpose between a target holder 16 and a wafer holder 14 in a state that the plate 32 is grounded.



LEGAL STATUS

BEST AVAILABLE COPY

[Date of request for examination]	02.09.1998
[Date of sending the examiner's decision of rejection]	04.06.2001
[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]	
[Date of final disposal for application]	
[Patent number]	3569133
[Date of registration]	25.06.2004
[Number of appeal against examiner's decision of rejection]	2001-11398
[Date of requesting appeal against examiner's decision of rejection]	04.07.2001
[Date of extinction of right]	

Copyright (C); 1998,2003 Japan Patent Office

## \* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**CLAIMS**


---

## [Claim(s)]

[Claim 1] The amount Q of charges which reaches said gate electrode in the manufacture approach of the semiconductor device which deposits a refractory metal all over the silicon substrate in which the gate electrode of a semiconductor device was formed; heat-treats after forming the refractory metal film, and forms a refractory metal silicide layer in an interface with said refractory metal film is  $5 \text{ C/cm}^2$ . The manufacture approach of the semiconductor device characterized by to carry out sputter deposition of said refractory metal film with magnetron sputtering equipment on the conditions which become the following.

[Claim 2] Said magnetron sputtering equipment is the manufacture approach of the semiconductor device according to claim 1 characterized by being the configuration which sets up the magnitude of a target and carries out sputter deposition of said refractory metal film so that the plasma consistency maximum field may become the outside of said silicon substrate.

[Claim 3] Said magnetron sputtering equipment is the manufacture approach of the semiconductor device according to claim 1 characterized by being the configuration in which the holder magnet by the side of said silicon substrate carries out sputter deposition of said refractory metal for the wafer side face in which it has this silicon substrate, in the state of a wrap.

[Claim 4] Said magnetron sputtering equipment is the manufacture approach of the semiconductor device according to claim 1 characterized by being the configuration which sets up the reinforcement of the holder magnet by the side of this wafer, and carries out sputter deposition of said refractory metal so that the field of plasma consistency max may become the upper part from the wafer which has said silicon substrate.

[Claim 5] Said magnetron sputtering equipment is the manufacture approach of the semiconductor device according to claim 1 characterized by being the configuration which carries out sputter deposition of said refractory metal where the collimation plate of a conductor is inserted in the space between a target and the wafer which has said silicon substrate.

[Claim 6] Said collimation plate is the manufacture approach of the semiconductor device according to claim 5 characterized by a configuration on top being reticulated.

[Claim 7] Said refractory metal is [ claim 1 characterized by being any 1 metal of titanium, cobalt, and nickel thru/or ] the manufacture approach of a semiconductor device given in any 1 term among 6.

[Claim 8] The sputtering system characterized by to make it intervene where the collimation plate which consists of a conductor which has many through tubes penetrated towards the wafer between the target holder and the wafer holder from the target in the sputtering system which is equipped with the wafer holder holding the wafer on which a target metal is made to deposit as is made to meet the target held at the target holder and a target, and carries out sputtering of the target metal on a wafer is grounded.

[Claim 9] A collimation plate is the 1st spacing D1 to a target electrode holder. It is the 2nd spacing D2 below. Sputtering system according to claim 8 characterized by being arranged at intervals of the above range.

[Claim 10] The 1st spacing D1 It is 50mm and is the 2nd spacing D2. Sputtering system

according to claim 10 characterized by being 24mm.

[Claim 11] The sputtering system according to claim 9 or 10 characterized by having positioned the collimation plate in spacing of said range, and having a justification means to hold.

[Claim 12] A collimation plate is a sputtering system given in any 1 term of the claims 8-11 characterized by the aspect ratio of a through tube being 1.3 or less reticular lamina or more in 0.7.

---

[Translation done.]

## \* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

## DETAILED DESCRIPTION

---

### [Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the manufacture approach of an MOS mold field-effect transistor (MOSFET) of attaining low resistance-ization, by starting the manufacture approach of a semiconductor device, especially silicide-izing the gate, the source, and a drain front face in self align. Moreover, in case this invention forms the refractory metal silicide film in a gate electrode, as degradation of the withstand voltage of gate oxide does not arise, it relates to the sputtering system which can carry out the spatter of the refractory metal on the polish recon film.

[0002]

[Description of the Prior Art] There is an approach indicated by JP,2-45923,A in the conventional silicide process known as one of the manufacture approaches of a semiconductor device. The manufacture approach of this conventional semiconductor device is explained with reference to drawing of longitudinal section shown in order of the process of drawing 3 (a) - drawing 3 (d).

[0003] As shown in drawing 3 (a), the N well 302 is formed in the P type silicon substrate 301 by the known approach. Subsequently, field oxide 303 is formed in the front face of the P type silicon substrate 301 by the selective oxidation method as a field insulator layer. To the active region surrounded by this field oxide 303, gate dielectric film 304 and polycrystalline silicon, such as silicon oxide, are grown up one by one, Lynn is doped by known technique to polycrystalline silicon, and reduction of the electric resistance of polycrystalline silicon is aimed at. Subsequently, by the photolithography method and the dry etching method which are known technique, pattern NINGU of the polycrystalline silicon is carried out, and the gate electrode 305 is formed.

[0004] Next, with the photolithography method and ion-implantation, as shown in drawing 3 (a), the low-concentration N type impurity diffused layer 313 and the low-concentration P type impurity diffused layer 314 are formed. Subsequently, the sidewall 306 which consists of silicon oxide or a silicon nitride is formed in the side face of the gate electrode 305 using a known chemical-vapor-deposition (CVD) technique and a known etching technique.

[0005] Next, as shown in drawing 3 (b), the N type impurity diffused layer 307 and the P type impurity diffused layer 308 are formed with the photolithography method and ion-implantation. In this way, the N type source drain field 307 and the P type source drain field 308 are formed as LDD structure. Subsequently, the natural oxidation film of the front face of polycrystalline silicon and a semi-conductor substrate front face which is a gate electrode is removed, for example, sputter deposition of the titanium film 309 is carried out.

[0006] Next, as shown in drawing 3 (c), only the titanium film 309 which contacts silicon in nitrogen-gas-atmosphere mind 700 degrees C or less by carrying out rapid heat treatment (following, RTA) is silicide-ized, and the titanium silicide layer 310 of C49 mold structure is formed. Moreover, in this case, some of titanium film 309 in contact with field oxide 303 and a sidewall 306 and titanium film on a semi-conductor substrate are nitrided, and it serves as the titanium nitride film 311.

[0007] Next, as shown in drawing 3 (d), by mixed liquor, such as aqueous ammonia and hydrogen peroxide solution, etc., wet etching is carried out alternatively and only unreacted titanium and the titanium nitride film 311 are removed. Subsequently, hot (800 degrees C or more) RTA is performed rather than the above-mentioned RTA, and the titanium silicide layer 312 of C54 mold structure where electrical resistivity is lower than the titanium silicide layer 310 of the aforementioned C49 mold structure is formed.

[0008] By using the silicide process shown above, since the surface parts of polycrystalline silicon 305, N type, and the P type impurity diffused layers 307 and 308 are silicide-ized in self align, low resistance is formed, and improvement in the speed of a device can be attained. This silicide process has the advantage which can carry out [ silicide ]-izing alternatively only within the field to need.

[0009] By the way, generally, conventional magnetron sputtering equipment 10 equips with the cathode magnet 16 holding Target T the wafer holder 14 which makes Wafer W lay in the spatter chamber 12, and the location which estranges to Wafer W and meets it, as shown in drawing 8. It had become a problem, when the chip which poor insulation produced in gate oxide was

generated in generating on a wafer, especially a wafer periphery in many cases and the product yield was raised, in case the spatter of the Co was carried out and Co silicide electrode was formed on a polish recon gate electrode, using conventional magnetron sputtering equipment 10.

[0010] Here, using conventional magnetron sputtering equipment 10, the spatter of the Co is carried out on the polish recon of a gate electrode on the following spatter conditions, Co film is formed, and the result of having given RTA subsequently and having examined the quality of the withstand voltage of gate oxide for Co silicide-ization for every chip of a wafer after \*\*\*\* is shown. In an exam, using conventional magnetron sputtering equipment 10, as shown in drawing 9, the spatter of the Co is carried out on the polish recon film 22 of the gate electrode formed on the silicon substrate 20, the Co film 24 is formed, subsequently RTA is given, and Co silicide layer is formed. Drawing 9 shows the condition of having formed the Co film 24 on the polish recon film 22 of a gate electrode by sputtering. The sidewall which 26 become from SiN etc., and 28 are gate oxide among drawing 9.

Sputtering condition chamber pressure : 5 - 15mTorr quantity of gas flow Ar/50 - 100 scc/m spatter power : : In 1.5kW, however Co sputtering using conventional magnetron sputtering equipment 10 As shown in drawing 11, especially to the gate oxide of the chip of the periphery of a wafer As poor insulation occurred and the withstand voltage of gate oxide showed the percentage to the chip of the whole wafer of the good chip beyond a predetermined value, and the so-called rate of an excellent article to drawing 19 together with the result of the example 1 of an experiment, and the example 2 of an experiment, it was about 46%. At drawing 11, it is painted for the chip which poor insulation black [ the chip which serious poor insulation has generated in gate oxide ], and slight has generated in gray.

[0011]

[Problem(s) to be Solved by the Invention] However, by the manufacture approach of the above-mentioned conventional semiconductor device, after forming gate polish recon, when sputter deposition of the refractory metal was carried out on gate polish recon, on that occasion, the gate electrode 305 carried out the charge up with the charge generated from the plasma, and there was a problem that gate pressure-proofing deteriorated.

[0012] Although a silicide process is an effective approach as an approach of forming silicide only on a gate electrode and a diffusion layer, the natural oxidation film of the front face of the gate electrode 305 is removed for the substrate structure at the time of carrying out the spatter of the refractory metal, and, as for the gate electrode 305, an impurity is already doped, and it has become the floating gate.

[0013] Therefore, at the time of a spatter, a charge is generated in the gate polar zone at the moment of the shutter having opened from the discharge at the time during spatter discharge of standby, and sputter deposition being started especially, to a wafer, the charge flows gate dielectric film 304, and the problem that gate pressure-proofing deteriorates occurs. this phenomenon -- the thickness of gate dielectric film 304 -- thin-film-izing -- it is integrated highly -- it has been a serious problem as it is alike and it takes, and it is remarkable and

detailed-ization progresses.

[0014] This invention was made in view of the above-mentioned point, and aims at offering the manufacture approach of the semiconductor device which carries out the spatter of the refractory metal on the conditions which degradation of the gate pressure-proofing by the sputtering system does not produce in the manufacture approach of the semiconductor device which forms a refractory metal silicide layer between the insulator layers alternatively formed on a semi-conductor substrate.

[0015] Moreover, other purposes of this invention are to offer the manufacture approach of a semiconductor device that high-reliability and the MOS mold field-effect transistor in which the reduction in resistance is possible can be manufactured.

[0016] Moreover, as mentioned above, when carrying out the spatter of the refractory metals, such as Co, Ti, nickel, and W, on the polish recon film and performing silicide-ization using conventional magnetron sputtering equipment, there was a problem that the insulation of gate oxide fell. Then, in case the further purpose of this invention forms the refractory metal silicide film in a gate electrode, it is offering the sputtering system which can carry out the spatter of the refractory metal on the polish recon film as degradation of the withstand voltage of gate oxide does not arise.

[0017]

[Means for Solving the Problem] For this invention, the amount  $Q$  of charges which reaches a gate electrode in the manufacture approach of the semiconductor device which deposits a refractory metal all over the silicon substrate in which the gate electrode of a semiconductor device was formed in order to attain the above-mentioned purpose, heat-treats after forming the refractory metal film, and forms a refractory metal silicide layer in an interface with the refractory metal film is  $5 \text{ C/cm}^2$ . It is the conditions which become the following and is made to carry out sputter deposition of the refractory metal film with magnetron sputtering equipment.

[0018] Here, above magnetron sputtering equipment is a configuration which sets up the magnitude of a target and carries out sputter deposition of the refractory metal so that the plasma consistency maximum field may become the outside of a silicon substrate.

[0019] Moreover, the configuration in which the holder magnet by the side of a silicon substrate carries out sputter deposition of the refractory metal for the wafer side face in which it has a silicon substrate, in the state of a wrap is sufficient as the above-mentioned magnetron sputtering equipment, and the configuration which sets up the reinforcement of the holder magnet by the side of a wafer, and carries out sputter deposition of the refractory metal is sufficient as it so that the field of plasma consistency max may become the upper part from the wafer which has a silicon substrate.

[0020] Furthermore, the configuration which carries out sputter deposition of the refractory metal where the collimation plate of a conductor is inserted in the space between a target and the wafer which has a silicon substrate is sufficient as above magnet RONSUPATTA equipment. In addition, as for the above-mentioned refractory metal, it is desirable that it is any 1 metal of titanium, cobalt, and nickel.

[0021] The amount  $Q$  of charges which reaches a gate electrode in this invention is  $5 \text{ C/cm}^2$ . Sputter deposition of a refractory metal is performed on the conditions which become below, and it is made not to produce degradation of gate pressure-proofing.

[0022] An operation of this is explained. After drawing 4 etches the natural oxidation film using fluoric acid, it carries out sputter deposition of the titanium, and, subsequently shows the rate of an excellent article of gate pressure-proofing of the wafer which carried out wet etching of the deposited titanium by the mixed liquor of aqueous ammonia and hydrogen peroxide solution, without heat-treating. What was measured as a comparison, without performing a spatter is shown.

[0023] Since the poor initial proof pressure of the gate has happened and gate pressure-proofing deteriorates sharply during a spatter when the spatter of the titanium is carried out and it carries out wet etching immediately, the rate of a gate excellent article in that case has a low rate of an excellent article compared with the rate II of a gate excellent article when not carrying out the spatter of the titanium to drawing 4, as I shows.

[0024] In case sputter deposition of drawing 5 is carried out, it shows the rate of a gate proof-pressure excellent article at the time of carrying out sputter deposition of the rate of a gate proof-pressure excellent article at the time of inserting a collimation plate between a wafer and a target without inserting a collimation plate, and the rate of a gate proof-pressure excellent article when not carrying out sputter deposition by comparison. Without performing a sputter postheat treatment like drawing 4 also in this case, wet etching was carried out and it has measured.

[0025] It turns out that it is 100% like the rate V of a gate proof-pressure excellent article when not carrying out sputter deposition, and degradation of the gate pressure-proofing by the sputter does not take place compared with the rate of a gate proof-pressure excellent article as III shows, when the sputter of the titanium is carried out and it carries out wet etching to this drawing immediately, but good gate pressure-proofing is obtained as IV shows the rate of a gate proof-pressure excellent article at the time of inserting a collimation plate between a wafer and a target when carrying out sputter deposition to drawing 5.

[0026] In this case, the amount Q of charges which the charge which should reach a wafer flows to a collimation plate since the collimation plate is inserted between the wafer and the target, the charge up of a gate electrode is controlled, and reaches a gate electrode is 5 C/cm<sup>2</sup>. It is because sputter deposition which becomes below is made.

[0027] Usually, a collimation sputter is for depositing titanium on the pars basilaris ossis occipitalis of a contact hole with a sufficient anisotropy, and improving the coverage of the sputter film. However, it is not necessary to carry out using an established collimation plate, and the result obtained using the collimation sputter and the same result are obtained in this case that the reticulated plate grounded electrically should just be inserted between the wafer and the target, for example.

[0028] Thus, when carrying out sputter deposition of the refractory metal on a floating-gate electrode with the Salicide structure, it is possible from the plasma whether make the generated charge whether make it not generate an unnecessary charge or not reach a wafer as an approach of controlling the amount of charges which reaches to a wafer. Therefore, a gate proof-pressure property can be raised by combining above-mentioned two kinds or them.

[0029] In order that this invention person might realize the sputtering system which can attain the purpose of this invention mentioned above, the cause which the poor insulation of gate oxide generates arrived at the wafer front face, and the charged particle near the target found it out after research, when it was in penetrating the polish recon film and gate oxide of a gate electrode, and intruding a silicon substrate. That is, it was surmised that the cause which degradation of the withstand voltage of gate oxide produces was because the probability of collision which a charged particle comes flying from the high charged-particle consistency field which exists near the plasma (wafer side), and collides with a wafer increases. The field where a plasma consistency is high is concentrated on the periphery rather than the center section about the diameter direction of a target so that clearly from the Heroux Gen measurement of a target. And although the field where a plasma consistency is high is seen in the direction which faces to a wafer from a target and it exists near the \*\*\*\* of a target, it is thought that the field where a charged-particle consistency is high exists in the wafer side of a plasma field rather. Then, in order that a charged particle may prevent coming flying on a wafer and colliding, it is a location near a target, the collimation plate has been arranged in the location moreover slightly separated from the plasma field to the wafer side, and it hit on an idea of catching a charged particle with a collimation plate, and further, the physical relationship of a target and a collimation plate is studied and it came to complete this invention.

[0030] In order to attain the further purpose of this invention mentioned above, based on above-mentioned knowledge, the sputtering system concerning this invention It is made to make the target held at the target holder, and a target meet. In the sputtering system which is equipped with the wafer holder holding the wafer on which a target metal is made to deposit, and carries out sputtering of the target metal on a wafer It is characterized by making it intervene, where the collimation plate which consists of a conductor which has many through tubes penetrated towards the wafer between the target holder and the wafer holder from the target is grounded.



[0031] Moreover, the mediation effectiveness of a collimation plate changes sharply with locations to the target of a collimation plate, and there is criticality—meaning in the location to the target of a collimation plate about degradation prevention of the withstand voltage of gate oxide so that the result of the below-mentioned examples 1 and 2 of an experiment may show. So, at the suitable embodiment of this invention, a collimation plate is the 1st spacing D1 to a target electrode holder. It is the 2nd spacing D2 below. It is arranged at intervals of the above range, and the sputtering system is equipped with a justification means to position and hold a collimation plate in spacing of said range, still more suitably, the 1st spacing D1 and the 2nd spacing D2 — the structure of a sputtering system — moreover, the 1st spacing D1 although it differs, since it mentions later practical according to sputtering conditions, respectively 50mm — it is — the 2nd spacing D2 It is 24mm.

[0032] Moreover, although the higher one of the ratio of total of the opening area of all the through tubes to the surface area of a collimation plate and a numerical aperture is good and there is no constraint in the configuration and dimension of a through tube of a collimation plate, the aspect ratio of a through tube of a collimation plate is or more 0.7 1.3 or less reticular lamina suitably.

[0033] As long as it is the sputtering system which performs sputtering by glow discharge, there is no constraint in the class of sputtering system, and a format, and this invention can apply it at them, for example, can be applied to a direct-current sputtering system, a RF (RF) sputtering system, and magnetron sputtering equipment.

[0034] When a collimation plate intervenes between a target and a wafer, it is thought that it depends for extent of initial proof-pressure degradation of gate dielectric film on the aspect ratio and spatter rate of the distance of a collimation plate and a target holder and a collimation plate.

[0035] When a collimation plate does not intervene, the probability for the charged particle which comes flying from a high charged-particle field to collide with a wafer directly is high, therefore is as intense as a wafer periphery compared with a wafer center section. [ of extent of initial proof-pressure degradation of the gate dielectric film of a wafer periphery ] For example, since in the case of magnetron sputtering equipment the configuration of a cathode magnet differs from a dimension for every magnetron sputtering equipment, consequently the plasma density distribution of the target diameter direction as a result differs from distribution of a charged particle, although a degradation pattern (map) turns into a pattern peculiar to each equipment, degradation is as intense [ a pattern ] as a wafer periphery as a general inclination. Moreover, when a collimation plate does not intervene, it is clear that increase of the leakage current between the gate source / drain etc. is measured compared with the case where a collimation plate is made to intervene, and the damage is given to gate oxide also in the wafer center section at the time of a spatter.

[0036] As the distance (distance between traveler's checks) of a collimation plate and a target holder is the factor which should be determined that the probability which catches the charged particle which comes flying directly will become high and was mentioned above from this high charged-particle consistency region, the mediation effectiveness of a collimation plate changes sharply with locations to the target of a collimation plate, and there is criticality—meaning in the location to the target of a collimation plate. For example, the mediation effectiveness of a collimation plate falls sharply that the distance between traveler's checks is 50mm or more. If distance between traveler's checks is shortened and whenever [ over the collimation plate of a charged particle / incident angle ] is enlarged, since the prehension probability in the collimator plate of a charged particle can be raised, coming flying [ of a charged particle ] and degradation of the withstand voltage of the gate oxide by collision can be prevented effectively. However, if the distance between traveler's checks is too short, in order that a collimation plate may contact a high density plasma existence region conversely, there is a possibility that sputtering of the collimation plate may be carried out and it may be shaved, and since it is very dangerous, the permissible minimum distance (for example, 24mm) is set to the distance between traveler's checks from the standpoint.

[0037] Moreover, since the probability which catches the charged particle from the above—

mentioned high charged-particle consistency region becomes high, it is effective in degradation prevention of the initial withstand voltage of gate oxide to enlarge the aspect ratio of a collimation plate. However, if an aspect ratio is too large, since a spatter metal will be caught, a spatter rate falls.

[0038]

[Embodiment of the Invention] Next, the gestalt of each operation of this invention is explained with a drawing.

The 1st operation gestalt drawing 1 of the manufacture approach of the semiconductor device concerning this invention shows the component sectional view of each process of the gestalt of implementation of the 1st of the manufacture approach of the semiconductor device which becomes this invention. First, as shown in drawing 1 (a), the N well 102 is formed in the P type silicon substrate 101 by the known approach. Subsequently, field oxide 103 is formed in the front face of the P type silicon substrate 101 by the selective oxidation method as a field insulator layer. To the active region surrounded by this field oxide 103, gate dielectric film 104 and polycrystalline silicon, such as silicon oxide, are grown up one by one, Lynn is doped by known technique to polycrystalline silicon, and reduction of the electric resistance of polycrystalline silicon is aimed at.

[0039] Subsequently, as pattern NINGU of the polycrystalline silicon is carried out and it is shown in drawing 1 (a) by the photolithography method and the dry etching method which are known technique, the gate electrode 105 is formed. Next, the low-concentration N type impurity diffused layer 113 and the low-concentration P type impurity diffused layer 114 are formed with the photolithography method and ion-implantation. Subsequently, the sidewall 106 which consists of silicon oxide or a silicon nitride is formed in the side face of the gate electrode 105 using a known CVD technique and a known etching technique.

[0040] Next, as shown in drawing 1 (b), the source drain field 107 of an N type impurity diffused layer and the source drain field 108 of a P type impurity diffused layer are formed with the photolithography method and ion-implantation. In this way, the N type source drain field 107 and the P type source drain field 108 are formed as LDD structure.

[0041] Subsequently, the magnetron sputtering equipment made into conditions from which the amount Q of charges which removes the natural oxidation film of the front face of polycrystalline silicon and a semi-conductor substrate front face which is the gate electrode 105, for example, reaches the gate electrode 105 becomes two or less 5 C/cm is used, sputter deposition of the titanium which is a refractory metal is carried out, and the titanium film 109 is formed. Under the present circumstances, a reticulated conductor like a collimation plate is inserted between a wafer and a target, for example, and a spatter is performed to the magnetron sputtering equipment to be used.

[0042] Drawing 6 shows the block diagram of an example of the magnetron sputtering equipment used with the gestalt of operation of the 1st of this invention approach. a wafer 63 lays the magnetron sputtering equipment shown in drawing 6 (a) on the wafer holder 62 in a chamber 61 - having -- this -- alienation -- the cathode magnet 64 and a target 65 are arranged in the location which counters, and the collimation plate 66 is arranged in the spatial position between a wafer 63 and a target 65.

[0043] Usually, although the collimation plate to be used raises the anisotropy of sputtered particles and the aspect ratio of a network is about one, the collimation plate 66 used with this sputtering system is a configuration which consists of a reticulated conductor, as a plan is shown in drawing 6 (b). In addition, that what is necessary is just to insert the plate which only has conductivity between a wafer and a target, this collimation plate 66 of the aspect ratio of the collimation plate 66 and a dimension, and a configuration is arbitrary, and the whole surface of a wafer 63 does not need to be covered, and or plasma intensity distribution are high, it should cover only the field which a charge tends to generate.

[0044] Furthermore, the configuration of this collimation plate 66 should just adjust a dimension and a configuration with a sputtering system again. In addition, although the reticulated conductor of this collimation plate 66 may be used as \*\*\*\*\*, corresponding to the plasma state, effectiveness goes up further by giving potential. Moreover, although the gestalt of the 1st

operation shows the example which deposited 109 for the titanium film, even if it makes it deposit other refractory metals, such as cobalt and nickel, of course, the same effectiveness is acquired.

[0045] Next, as shown in drawing 1 (c), the titanium silicide layer 110 of C49 mold structure is formed only in the interface of the titanium film 109 in contact with the front face of the gate electrode 105 and the source drain fields 107 and 108 which are polycrystalline silicon in a nitriding ambient atmosphere 700 degrees C or less by carrying out rapid heat treatment (RTA). Moreover, in this case, some of titanium film 109 in contact with field oxide 103 and a sidewall 106 and titanium film 109 on a semi-conductor substrate are nitrided, and it serves as the titanium nitride film 111.

[0046] Next, as shown in drawing 1 (d), by mixed liquor, such as aqueous ammonia and hydrogen peroxide solution, etc., wet etching is carried out alternatively and only unreacted titanium and the titanium nitride film 111 are removed. Subsequently, hot (800 degrees C or more) RTA is performed rather than the above-mentioned RTA, and the titanium silicide 112 of C54 mold structure where electrical resistivity is lower than the titanium silicide layer 110 of the aforementioned C49 mold structure is formed.

[0047] Thus, degradation of gate pressure-proofing according [ the manufactured MOS mold field-effect transistor ] to a sputter does not take place, but good gate pressure-proofing is obtained. Since the collimation plate 66 is inserted between the wafer 63 and the target 65, it is because the charge which should reach a wafer 63 flows to the collimation plate 66, the charge up of the gate electrode 105 is controlled and it is.

[0048] Thus, when carrying out sputter deposition of the refractory metal on a floating-gate electrode with the Salicide structure, a gate proof-pressure property can be raised by making the generated charge not reach a wafer as an approach of controlling the amount of charges which reaches to a wafer.

As shown in the 2nd operation gestalt drawing 2 (a) of the manufacture approach of the semiconductor device concerning this invention, the N well 202 is formed in the P type silicon substrate 201 by the known approach. Subsequently, field oxide 203 is formed in the front face of the P type silicon substrate 201 by the selective oxidation method as a field insulator layer. To the active region surrounded by this field oxide 203, gate dielectric film 204 and polycrystalline silicon, such as silicon oxide, are grown up one by one, Lynn is doped by known technique to polycrystalline silicon, and reduction of the electric resistance of polycrystalline silicon is aimed at. Subsequently, by the photolithography method and the dry etching method which are known technique, as shown in pattern NINGU drawing 2 (a), the gate electrode 205 is formed for polycrystalline silicon.

[0049] Next, the low-concentration N type impurity diffused layer 213 and the low-concentration P type impurity diffused layer 214 are formed with the photolithography method and ion-implantation. Subsequently, the sidewall 206 which consists of silicon oxide or a silicon nitride is formed in the side face of the gate electrode 205 using a known CVD technique and a known etching technique.

[0050] Next, as shown in drawing 2 (b), the source drain field 207 of an N type impurity diffused layer and the source drain field 208 of a P type impurity diffused layer are formed with the photolithography method and ion-implantation. Subsequently, the amount Q of charges which removes the natural oxidation film of the front face of polycrystalline silicon and a semi-conductor substrate front face which is the gate electrode 205, for example, reaches a gate electrode is 5 C/cm<sup>2</sup>. Using the magnetron sputtering equipment made into conditions which become below, sputter deposition of the titanium which is a refractory metal is carried out, and the titanium film 209 is formed.

[0051] The configuration of the magnetron sputtering equipment used at this time is shown in drawing 7 (b), (d), or (e). as a conventional sputtering system, as shown in drawing 7 (a), a wafer 73 lays on the wafer holder 72 in a chamber 71 -- having -- a wafer 73 -- alienation -- although the sputtering system of the structure without an electrode-holder magnet where the target 74 has been arranged in the location which counters was known, as for this thing, initial proof-pressure degradation of the gate was most seen for the field of max [ consistency / of the

plasma 75 / plasma ] by the experimental result with detailed artificers.

[0052] On the other hand, the magnetron sputtering equipment shown in drawing 7 (b) In the magnetron sputtering equipment of structure without an electrode-holder magnet So that the field of plasma consistency max of the plasma 77 may become a substrate (wafer) outside It was magnetron sputtering equipment of structure using the target 76 which set up magnitude, and since the charge generated from the plasma 77 was prevented from reaching a wafer 73 when sputter deposition of the above-mentioned titanium film 209 is carried out, the good electrical property was acquired.

[0053] Moreover, although the magnetron sputtering equipment shown in drawing 7 (a) and (b) is the structure where plasma 75 and 77 touches the wafer 73 directly, as shown in conventional magnetron sputtering equipment at drawing 7 (c), the magnetron sputtering equipment of the structure where it is equipped with the holder magnet 79 in the condition that the plasma 80 does not touch a wafer 73 is also known. That is, with this conventional magnetron sputtering equipment, the wafer 73 is laid through the holder magnet 79 on the wafer holder 72 in the chamber 71, and the plasma 80 from a target 74 does not touch a wafer 73.

[0054] However, also with this conventional magnetron sputtering equipment, when the charge (Ar+ or electron) generated from the plasma reached a wafer 73, the initial poor proof pressure of the gate arose similarly, and the degradation part of initial pressure-proofing of the gate was looked at by wafer 73 periphery from an artificer's detailed experimental result.

[0055] Then, the amount Q of charges which reaches a gate electrode in the titanium film 209 with the gestalt of this operation as magnetron sputtering equipment of structure with this electrode-holder magnet using the magnetron sputtering equipment of the structure shown in drawing 7 (d) or drawing 7 (e) is 5C/cm<sup>2</sup>. Sputter deposition is carried out on conditions which become below. the magnetron sputtering equipment be show in drawing 7 (d) control the initial poor proof pressure of the gate by carry out the trap of the charge which the description be in the point which made the side face of a wafer 73 the wrap configuration, and generated by this the holder magnet 81 attach in order to stabilize a plasma from a plasma 82 by the magnetic field of the holder magnet 81.

[0056] moreover, the magnetron sputtering equipment show equipment in drawing 7 (e) have the description in the point of set up the magnetic field strength of the holder magnet 83 attach in order it stabilize a plasma as the plasma maximum field of a plasma 84 be above a wafer 83, and \*\*\*\* control the initial poor proof pressure of the gate by carry out the trap of the charge generate from a plasma 84 by the magnetic field of the holder magnet 83 by this.

[0057] In the case of the magnetron sputtering equipment of the structure shown in drawing 7 (d) or drawing 7 (e), by the trap of the charge having been carried out by the magnetic field generated from the holder magnets 81 and 83, the degradation part was not looked at by the periphery, either but the good electrical property was acquired. In fact, since extent of degradation of initial pressure-proofing of the gate changes with the structures of magnetron sputtering equipment, also when optimizing in the combination of the approach of changing the above-mentioned plasma maximum field, and the approach of carrying out a trap by the magnetic field generated with the holder magnet by the side of a wafer, it thinks.

[0058] Although the gestalt of this 2nd operation shows the example which deposited titanium, even if it makes it deposit other refractory metals, such as cobalt and nickel, of course, the same effectiveness is acquired.

[0059] The titanium silicide 210 of C49 mold structure is formed only in the interface of the titanium film 109 in contact with the front face of the gate electrode 205 and the source drain fields 107 and 108 which are polycrystalline silicon by carrying out rapid heat treatment (RTA) of 700 degrees C or less in nitrogen-gas-atmosphere mind next, for returning to drawing 2 again and explaining, as shown in drawing 2 (c). Moreover, in this case, as shown in drawing 2 (c), some of titanium film 209 in contact with field oxide 203 and a sidewall 206 and titanium film 209 on a semi-conductor substrate are nitrided, and it serves as the titanium nitride film 211.

[0060] Next, as shown in drawing 2 (d), by mixed liquor, such as aqueous ammonia and hydrogen peroxide solution, etc., wet etching is carried out alternatively and only unreacted titanium and the titanium nitride film 211 are removed. Subsequently, hot (800 degrees C or more) RTA is

performed rather than the above-mentioned RTA, and the titanium silicide 212 of low C54 mold structure of electrical resistivity is formed rather than the titanium silicide 210 of the aforementioned C49 mold structure.

[0061] With the gestalt of this operation, by making a magnetron sputtering equipment configuration into structure as shown in drawing 7 (b), (d), or (e), the charge generated from the plasma does not reach a wafer, but initial proof-pressure degradation of the gate is suppressed. Furthermore, since the reticulated collimation plate of a conductor is inserted with the magnetron sputtering equipment used with the gestalt of the 1st operation, When the film by which the spatter was carried out accumulates on the reticulated collimation plate of a conductor, a problems, such as a fall of the spatter rate to a wafer top, and particle, sake, With the magnetron sputtering equipment used with the gestalt of this 2nd operation to there being the need for exchange of a collimation plate, since the reticulated collimation plate of a conductor is not inserted, the need for exchange of a collimation plate is lost and there is also an advantage of being easy to maintain equipment to stability.

[0062] In addition, although the gestalt of the above the 1st and the 2nd operation showed how to form silicide on the gate and a diffusion layer at coincidence, of course, this invention is applicable also about the case where carry out the spatter of the refractory metal and silicide is formed on a diffusion layer on the floating gates, such as the polycide gate (WSix/Poly-Si), the PORITA mel gate (W/WNx/Poly-Si), or metal gate (W/SiO<sub>2</sub>) structure.

[0063] The example of the example book operation gestalt of an operation gestalt of the sputtering system concerning this invention is an example of the operation gestalt which applied the sputtering system concerning this invention to magnetron sputtering equipment, and the top view of a collimation plate and drawing 10 (c) of the typical sectional view in which drawing 10 (a) shows the configuration of the magnetron sputtering equipment of this example of an operation gestalt, and drawing 10 (b) are the side elevations of a collimation plate. The same sign is given to the same components as drawing 8, and a part among drawing 10. The magnetron sputtering equipment 30 of this example of an operation gestalt The wafer holder 14 which it has [ holder ] the configuration fundamentally same as shown in drawing 10 as the magnetron sputtering equipment shown in above-mentioned drawing 6, and makes Wafer W lay in the spatter chamber 12, It has the collimation plate 32 of the shape of a wave plate established between the cathode magnet 16 which holds Target T in the location which estranges and meets to Wafer W, and the wafer holder 14 and the cathode magnet 16.

[0064] The collimation plate 32 is formed in order to catch a charged particle, while raising the anisotropy of sputtered particles, as shown in drawing 10 (b), is constituted as a reticular lamina which consists of a conductor of the network configuration which the forward hexagon was made to follow, and is grounded. Penetrating the mesh or hole of a forward hexagon of the collimation plate 32 toward Wafer W from Target T, the aspect ratio of a mesh or a hole is 1. That is, the path D (refer to a mesh or the overall diameter of a hole, and drawing 10 (b)) of thickness t (refer to drawing 10 (c)) of a collimation plate, a mesh, or a hole is the same die length. Moreover, according to the justification device 34, the distance (at the distance between traveler's checks and drawing 10 (a), it displays by L1) from the field of the collimation plate 32 to the target maintenance side of the cathode magnet 16 is changed, and the collimation plate 32 is held in the location. The justification device 34 is a known device and makes it go up and down the collimation plate 32 free up and down with driving gears, such as an oil hydraulic cylinder and an air cylinder. In addition, the collimation plate 32 does not need to cover the whole surface of Wafer W, plasma intensity distribution are high or the size of the collimation plate 32 should cover only the field which a charged particle tends to generate.

[0065] The sputtering experiment was conducted using the experimental device of the same configuration as the magnetron sputtering equipment 30 of this example of an operation gestalt which equipped the model number I-1060 made from example of experiment 1 Anelva with the collimation plate. Below, the specification of an experimental device is shown briefly.  
target thickness : 3mm diameter : 12 inch wafer holder wafer dimension: -- diameter [ of 6 inch ], or diameter chuck method [ of 8 inch ]: -- clamp chuck collimation plate aperture D : 23mm thickness t : Configuration of 23mm hole : continuation configuration aspect ratio [ of a

forward hexagon ]: -- the 1 quality of the material : Stainless steel [0066] With an above-mentioned experimental device, it is the distance (in the distance between T/S, and drawing 10 (a)) of the target maintenance side of the cathode magnet 16, and the front face of Wafer W. L2 a display -- 103mm -- adjusting -- and distance L1 of the target maintenance side of the cathode magnet 16, and the opposed face of the collimation plate 32 It is alike and adjusts to 34mm. The spatter power impressed between the wafer holder 14 and the cathode magnet 16 was changed into 1.0kW, 1.5kW, and 2.0kW, the spatter of the Co was carried out on the following sputtering conditions, and membranes were formed on the polish recon film which shows Co film of 100A of thickness to drawing 9.

Sputtering condition holder temperature : Room-temperature chamber pressure: Three to 8 mTorr, subsequently to every chip, the quality of the withstand voltage of gate oxide was investigated, and as shown in drawing 12 (a) - (c), it painted for the chip of black and slight poor insulation to the chip of the serious poor insulation of gate oxide at gray.

[0067] The same experimental device as the example 1 of example of experiment 2 experiment is used, and it is the distance L2 of the target maintenance side of the cathode magnet 16, and the front face of Wafer W. It adjusts to 113mm. And distance L1 of the target maintenance side of the cathode magnet 16, and the opposed face of the collimation plate 32 24mm, The L1 [ same / changing into 29mm, 34mm, 39mm, 44mm, and 56mm ] The spatter power impressed between the wafer holder 14 and the cathode magnet 16 1.0kW, It changed into 1.5kW and 2.0kW, and Co sputtering was performed on conditions which are different in mutual [ a total of 18 times of ]. In addition, other conditions are the same as the same sputtering conditions as the example 1 of an experiment. Subsequently, as the quality of the withstand voltage of gate oxide was investigated for every chip and shown in drawing 13 (a) drawing 18 (a) - (c) from - (c), it painted for the chip of black and slight poor insulation to the chip of the serious poor insulation of gate oxide at gray.

[0068] As shown in drawing 19, the experimental result of the examples 1 and 2 of an experiment was totaled by making spatter power into a parameter. drawing 19 -- an axis of abscissa -- L1 -- the rate of an excellent article of gate oxide (%) is taken along the axis of ordinate. It is L1 irrespective of the size of spatter power as drawing 19 shows. In 39mm or less, the rate of an excellent article reaches to about 100%, and, on the other hand, it is L1. In 44mm or more, the rate of an excellent article falls to 60% or less rapidly. That is, it turns out about the rate of an excellent article of gate oxide, i.e., the mediation effectiveness of the collimation plate 32, that the clear critical-like location to the target or cathode magnet of the collimation plate 32 exists between 39mm and 44mm. The bar graph at the left end of drawing 19 is the numeric value of the rate of an excellent article at the time of not making a collimation plate intervene, and is L1. It is almost the same as the rate of an excellent article at the time of being 56mm.

[0069] Distance L1 of a collimation plate [ as opposed to / use the same experimental device as the example 1 of example of experiment 3 experiment, and / a cathode magnet ] Distance L2 of 29mm, a cathode magnet, and a wafer holder It was set as 68mm, the relation between spatter power (kW) and the rate of an excellent article of gate oxide was investigated under the following sputtering conditions, and the result was shown in drawing 20. Moreover, for the comparison, using the magnetron sputtering equipment of the same configuration as a having-collimation plate \*\*\*\*\* experimental device, sputtering was performed, the result was also doubled, and it was shown in drawing 20.

Sputtering condition chamber pressure : 8 - 10mTorr quantity of gas flow : 100 [ 80 - ] scc/m spatter power: Compared with the magnetron sputtering equipment which is not equipped with a collimation plate, the magnetron sputtering equipment of this example of an operation gestalt has the very low spatter power dependency of the rate of an excellent article of gate oxide by forming a collimation plate by the distance relation specified by this invention as 1.5kW drawing 20 shows.

[0070] Distance L1 of a collimation plate [ as opposed to / use the same experimental device as the example 1 of example of experiment 4 experiment, and / a cathode magnet ] Distance L2 of 29mm, a cathode magnet, and a wafer holder It was set as 68mm, the relation between a spatter rate (A/sec) and the rate of an excellent article of gate oxide was investigated under the

following sputtering conditions, and the result was displayed on drawing 21. Moreover, for the comparison, using the magnetron sputtering equipment of the same configuration of the example of a having-collimation plate \*\*\*\*\* operation gestalt, sputtering was performed, the result was also doubled, and it displayed on drawing 21.

Sputtering condition chamber pressure : 8 - 10mTorr quantity of gas flow : 100 [ 80 - ] scc/m spatter power: Compared with the magnetron sputtering equipment which is not equipped with a collimation plate, the magnetron sputtering equipment of this example of an operation gestalt has the low spatter rate dependency of the rate of an excellent article by forming a collimation plate by the distance relation specified by this invention as 1.5kW drawing 21 shows.

[0071] By the way, by raising a spatter rate, promptly, for a wrap reason, a charged particle comes to go to the horizontal direction of a wafer rather than the depth direction of the gate, and, as for the initial proof-pressure degradation probability of gate oxide, a conductive metal (or metal silicide) becomes low about a wafer front face. Therefore, it is effective in degradation prevention of the initial withstand voltage of gate oxide to raise a spatter rate, as shown in drawing 21. However, if a spatter rate is too quick, in order for the field intima thickness distribution difference of a wafer to increase and to be further anxious about reduction of the silicide-ized reacting weight at the time of an elevated-temperature spatter etc., the spatter in a high spatter rate is not so desirable. Even when the spatter rate was raised by setting spatter power of the example 3 of an experiment to 2.6kW and distance [ as opposed to the cathode maintenance side of the cathode magnet 16 for a collimation plate ] was set to 50mm, it was verified that the rate of an excellent article is 98%. In addition, since the conductive metal membrane which intercepts flying to the gate of a charged particle is not formed immediately after a spatter starts even if it is going to raise a spatter rate and is going to aim at degradation prevention of the withstand voltage of gate oxide, compared with the case where a collimation plate is made to intervene, the effectiveness of initial proof-pressure degradation prevention of gate oxide is low. Moreover, the result it is satisfied with the result in en Jura (AMAT ENDURA) from which an equipment manufacturer differs of the result at least 46.5mm was obtained.

[0072] The magnetron sputtering equipment of this example of an operation gestalt used in the example 1 of example of experiment 5 experiment and the example 2 of an experiment is used. Distance L1 of the collimation plate to a cathode magnet 34mm, Distance L2 of a cathode magnet and a wafer holder Set it as 103mm, and fix applied voltage to 1.5kW, and gas pressure is set as 5mTorr(s), 8mmTorr, 10mTorr, and 15mTorr(s). Respectively, Co sputtering was performed and relation was investigated for the gas pressure dependency of the rate of an excellent article of gate oxide. Consequently, with the gas pressure of 5mTorr, 8mmTorr, 10mTorr, and 15mTorr (s), the rate of an excellent article of gate oxide is 100%, respectively, and it turned out that there is no gas pressure dependency in the rate of an excellent article of gate oxide with the magnetron sputtering equipment which formed the collimation plate.

[0073] From the result of the example 1 of an experiment to the above example 5 of an experiment, in case the sputtering system of this example of an operation gestalt form the refractory metal silicide film in a gate electrode by arrange the collimation plate 32 to the cathode maintenance side of the cathode magnet 16 in the range of 24mm or more 50mm or less distance, as degradation of the withstand voltage of gate oxide do not produce it, it be prove that it be the sputtering system which can carry out the spatter of the refractory metal on the polish recon film. Moreover, about the rate of an excellent article of gate oxide, the sputtering system of this example of an operation gestalt has a spatter power dependency, a spatter rate dependency, and a low gas pressure dependency, and can set up sputtering conditions in the large range.

[0074]

[Effect of the Invention] In the manufacture approach of the semiconductor device which forms a refractory metal silicide layer between the insulator layers alternatively formed on a semiconductor substrate according to this invention as explained above In order to carry out sputter deposition of the refractory metal on the conditions which degradation of gate pressure-proofing does not produce, the case where the MOS mold field-effect transistor (MOSFET) which attains low resistance-ization by forming a refractory metal silicide layer is made detailed by thin-film-

izing and high integration of gate dielectric film -- more -- dependability -- it can manufacture highly.

[0075] According to the sputtering system concerning this invention, between a target holder and a wafer holder. By making it intervene, where the collimation plate which consists of a conductor which has the through tube of a large number penetrated towards the wafer from the target is grounded, suitably It is the 1st spacing D1 to a target electrode holder about a collimation plate. It is the 2nd spacing D2 below. By arranging at intervals of the above range In case the refractory metal silicide film is formed in a gate electrode, as degradation of the withstand voltage of gate oxide did not arise, the sputtering system which can carry out the spatter of the refractory metal on the polish recon film is realized. Moreover, about the rate of an excellent article of gate oxide, the sputtering system concerning this invention has a spatter power dependency, a spatter rate dependency, and a low gas pressure dependency, and can set up sputtering conditions in the large range.

---

[Translation done.]



\* NOTICES \*

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

TECHNICAL FIELD

---

[Field of the Invention] This invention relates to the manufacture approach of an MOS mold field-effect transistor (MOSFET) of attaining low resistance-ization, by starting the manufacture approach of a semiconductor device, especially silicide-izing the gate, the source, and a drain front face in self align. Moreover, in case this invention forms the refractory metal silicide film in a gate electrode, as degradation of the withstand voltage of gate oxide does not arise, it relates to the sputtering system which can carry out the spatter of the refractory metal on the polish recon film.

---

[Translation done.]

## \* NOTICES \*

JPO and NCIP I are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

---

PRIOR ART

---

[Description of the Prior Art] There is an approach indicated by JP,2-45923,A in the conventional salicide process known as one of the manufacture approaches of a semiconductor device. The manufacture approach of this conventional semiconductor device is explained with reference to drawing of longitudinal section shown in order of the process of drawing 3 (a) - drawing 3 (d).

[0003] As shown in drawing 3 (a), the N well 302 is formed in the P type silicon substrate 301 by the known approach. Subsequently, field oxide 303 is formed in the front face of the P type silicon substrate 301 by the selective oxidation method as a field insulator layer. To the active region surrounded by this field oxide 303, gate dielectric film 304 and polycrystalline silicon, such as silicon oxide, are grown up one by one, Lynn is doped by known technique to polycrystalline silicon, and reduction of the electric resistance of polycrystalline silicon is aimed at. Subsequently, by the photolithography method and the dry etching method which are known technique, pattern NINGU of the polycrystalline silicon is carried out, and the gate electrode 305 is formed.

[0004] Next, with the photolithography method and ion-implantation, as shown in drawing 3 (a), the low-concentration N type impurity diffused layer 313 and the low-concentration P type impurity diffused layer 314 are formed. Subsequently, the sidewall 306 which consists of silicon oxide or a silicon nitride is formed in the side face of the gate electrode 305 using a known chemical-vapor-deposition (CVD) technique and a known etching technique.

[0005] Next, as shown in drawing 3 (b), the N type impurity diffused layer 307 and the P type impurity diffused layer 308 are formed with the photolithography method and ion-implantation. In this way, the N type source drain field 307 and the P type source drain field 308 are formed as LDD structure. Subsequently, the natural oxidation film of the front face of polycrystalline silicon and a semi-conductor substrate front face which is a gate electrode is removed, for example, sputter deposition of the titanium film 309 is carried out.

[0006] Next, as shown in drawing 3 (c), only the titanium film 309 which contacts silicon in nitrogen-gas-atmosphere mind 700 degrees C or less by carrying out rapid heat treatment (following, RTA) is silicide-ized, and the titanium silicide layer 310 of C49 mold structure is formed. Moreover, in this case, some of titanium film 309 in contact with field oxide 303 and a sidewall 306 and titanium film on a semi-conductor substrate are nitrided, and it serves as the titanium nitride film 311.

[0007] Next, as shown in drawing 3 (d), by mixed liquor, such as aqueous ammonia and hydrogen peroxide solution, etc., wet etching is carried out alternatively and only unreacted titanium and the titanium nitride film 311 are removed. Subsequently, hot (800 degrees C or more) RTA is performed rather than the above-mentioned RTA, and the titanium silicide layer 312 of C54 mold structure where electrical resistivity is lower than the titanium silicide layer 310 of the aforementioned C49 mold structure is formed.

[0008] By using the salicide process shown above, since the surface parts of polycrystalline silicon 305, N type, and the P type impurity diffused layers 307 and 308 are silicide-ized in self align, low resistance is formed, and improvement in the speed of a device can be attained. This salicide process has the advantage which can carry out [ silicide ]-izing alternatively only within

the field to need.

[0009] By the way, generally, conventional magnetron sputtering equipment 10 equips with the cathode magnet 16 holding Target T the wafer holder 14 which makes Wafer W lay in the spatter chamber 12, and the location which estranges to Wafer W and meets it, as shown in drawing 8. It had become a problem, when the chip which poor insulation produced in gate oxide was generated in generating on a wafer, especially a wafer periphery in many cases and the product yield was raised, in case the spatter of the Co was carried out and Co silicide electrode was formed on a polish recon gate electrode, using conventional magnetron sputtering equipment 10.

[0010] Here, using conventional magnetron sputtering equipment 10, the spatter of the Co is carried out on the polish recon of a gate electrode on the following spatter conditions, Co film is formed, and the result of having given RTA subsequently and having examined the quality of the withstand voltage of gate oxide for Co silicide-ization for every chip of a wafer after \*\*\*\* is shown. In an exam, using conventional magnetron sputtering equipment 10, as shown in drawing 9, the spatter of the Co is carried out on the polish recon film 22 of the gate electrode formed on the silicon substrate 20, the Co film 24 is formed, subsequently RTA is given, and Co silicide layer is formed. Drawing 9 shows the condition of having formed the Co film 24 on the polish recon film 22 of a gate electrode by sputtering. The sidewall which 26 become from SiN etc., and 28 are gate oxide among drawing 9.

Sputtering condition chamber pressure : 5 - 15mTorr quantity of gas flow Ar/50 - 100 scc/m  
spatter power : : In 1.5kW, however Co sputtering using conventional magnetron sputtering equipment 10 As shown in drawing 11, especially to the gate oxide of the chip of the periphery of a wafer As poor insulation occurred and the withstand voltage of gate oxide showed the percentage to the chip of the whole wafer of the good chip beyond a predetermined value, and the so-called rate of an excellent article to drawing 19 together with the result of the example 1 of an experiment, and the example 2 of an experiment, it was about 46%. At drawing 11, it is painted for the chip which poor insulation black [ the chip which serious poor insulation has generated in gate oxide ], and slight has generated in gray.

---

[Translation done.]

\* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

EFFECT OF THE INVENTION

---

[Effect of the Invention] In the manufacture approach of the semiconductor device which forms a refractory metal silicide layer between the insulator layers alternatively formed on a semiconductor substrate according to this invention as explained above In order to carry out sputter deposition of the refractory metal on the conditions which degradation of gate pressure-proofing does not produce, the case where the MOS mold field-effect transistor (MOSFET) which attains low resistance-ization by forming a refractory metal silicide layer is made detailed by thin-film-izing and high integration of gate dielectric film -- more -- dependability -- it can manufacture highly.

[0075] According to the sputtering system concerning this invention, between a target holder and a wafer holder By making it intervene, where the collimation plate which consists of a conductor which has the through tube of a large number penetrated towards the wafer from the target is grounded, suitably It is the 1st spacing D1 to a target electrode holder about a collimation plate. It is the 2nd spacing D2 below. By arranging at intervals of the above range In case the refractory metal silicide film is formed in a gate electrode, as degradation of the withstand voltage of gate oxide did not arise, the sputtering system which can carry out the spatter of the refractory metal on the polish recon film is realized. Moreover, about the rate of an excellent article of gate oxide, the sputtering system concerning this invention has a spatter power dependency, a spatter rate dependency, and a low gas pressure dependency, and can set up sputtering conditions in the large range.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

TECHNICAL PROBLEM

---

[Problem(s) to be Solved by the Invention] However, by the manufacture approach of the above-mentioned conventional semiconductor device, after forming gate polish recon, when sputter deposition of the refractory metal was carried out on gate polish recon, on that occasion, the gate electrode 305 carried out the charge up with the charge generated from the plasma, and there was a problem that gate pressure-proofing deteriorated.

[0012] Although a salicide process is an effective approach as an approach of forming silicide only on a gate electrode and a diffusion layer, the natural oxidation film of the front face of the gate electrode 305 is removed for the substrate structure at the time of carrying out the sputter of the refractory metal, and, as for the gate electrode 305, an impurity is already doped, and it has become the floating gate.

[0013] Therefore, at the time of a sputter, a charge is generated in the gate polar zone at the moment of the shutter having opened from the discharge at the time during sputter discharge of standby, and sputter deposition being started especially, to a wafer, the charge flows gate dielectric film 304, and the problem that gate pressure-proofing deteriorates occurs. this phenomenon -- the thickness of gate dielectric film 304 -- thin-film-izing -- it is integrated highly -- it has been a serious problem as it is alike and it takes, and it is remarkable and detailed-ization progresses.

[0014] This invention was made in view of the above-mentioned point, and aims at offering the manufacture approach of the semiconductor device which carries out the sputter of the refractory metal on the conditions which degradation of the gate pressure-proofing by the sputtering system does not produce in the manufacture approach of the semiconductor device which forms a refractory metal silicide layer between the insulator layers alternatively formed on a semi-conductor substrate.

[0015] Moreover, other purposes of this invention are to offer the manufacture approach of a semiconductor device that high-reliability and the MOS mold field-effect transistor in which the reduction in resistance is possible can be manufactured.

[0016] Moreover, as mentioned above, when carrying out the sputter of the refractory metals, such as Co, Ti, nickel, and W, on the polish recon film and performing silicide-ization using conventional magnetron sputtering equipment, there was a problem that the insulation of gate oxide fell. Then, in case the further purpose of this invention forms the refractory metal silicide film in a gate electrode, it is offering the sputtering system which can carry out the sputter of the refractory metal on the polish recon film as degradation of the withstand voltage of gate oxide does not arise.

---

[Translation done.]

## \* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

MEANS

---

[Means for Solving the Problem] For this invention, the amount Q of charges which reaches a gate electrode in the manufacture approach of the semiconductor device which deposits a refractory metal all over the silicon substrate in which the gate electrode of a semiconductor device was formed in order to attain the above-mentioned purpose, heat-treats after forming the refractory metal film, and forms a refractory metal silicide layer in an interface with the refractory metal film is 5 C/cm<sup>2</sup>. It is the conditions which become the following and is made to carry out sputter deposition of the refractory metal film with magnetron sputtering equipment. [0018] Here, above magnetron sputtering equipment is a configuration which sets up the magnitude of a target and carries out sputter deposition of the refractory metal so that the plasma consistency maximum field may become the outside of a silicon substrate.

[0019] Moreover, the configuration in which the holder magnet by the side of a silicon substrate carries out sputter deposition of the refractory metal for the wafer side face in which it has a silicon substrate, in the state of a wrap is sufficient as the above-mentioned magnetron sputtering equipment, and the configuration which sets up the reinforcement of the holder magnet by the side of a wafer, and carries out sputter deposition of the refractory metal is sufficient as it so that the field of plasma consistency max may become the upper part from the wafer which has a silicon substrate.

[0020] Furthermore, the configuration which carries out sputter deposition of the refractory metal where the collimation plate of a conductor is inserted in the space between a target and the wafer which has a silicon substrate is sufficient as above magnet RONSUPATTA equipment. In addition, as for the above-mentioned refractory metal, it is desirable that it is any 1 metal of titanium, cobalt, and nickel.

[0021] The amount Q of charges which reaches a gate electrode in this invention is 5 C/cm<sup>2</sup>. Sputter deposition of a refractory metal is performed on the conditions which become below, and it is made not to produce degradation of gate pressure-proofing.

[0022] An operation of this is explained. After drawing 4 etches the natural oxidation film using fluoric acid, it carries out sputter deposition of the titanium, and, subsequently shows the rate of an excellent article of gate pressure-proofing of the wafer which carried out wet etching of the deposited titanium by the mixed liquor of aqueous ammonia and hydrogen peroxide solution, without heat-treating. What was measured as a comparison, without performing a spatter is shown.

[0023] Since the poor initial proof pressure of the gate has happened and gate pressure-proofing deteriorates sharply during a spatter when the spatter of the titanium is carried out and it carries out wet etching immediately, the rate of a gate excellent article in that case has a low rate of an excellent article compared with the rate II of a gate excellent article when not carrying out the spatter of the titanium to drawing 4, as I shows.

[0024] In case sputter deposition of drawing 5 is carried out, it shows the rate of a gate proof-pressure excellent article at the time of carrying out sputter deposition of the rate of a gate proof-pressure excellent article at the time of inserting a collimation plate between a wafer and a target without inserting a collimation plate, and the rate of a gate proof-pressure excellent article when not carrying out sputter deposition by comparison. Without performing a spatter

postheat treatment like drawing 4 also in this case, wet etching was carried out and it has measured.

[0025] It turns out that it is 100% like the rate V of a gate proof-pressure excellent article when not carrying out sputter deposition, and degradation of the gate pressure-proofing by the spatter does not take place compared with the rate of a gate proof-pressure excellent article as III shows, when the spatter of the titanium is carried out and it carries out wet etching to this drawing immediately, but good gate pressure-proofing is obtained as IV shows the rate of a gate proof-pressure excellent article at the time of inserting a collimation plate between a wafer and a target when carrying out sputter deposition to drawing 5.

[0026] In this case, the amount Q of charges which the charge which should reach a wafer flows to a collimation plate since the collimation plate is inserted between the wafer and the target, the charge up of a gate electrode is controlled, and reaches a gate electrode is 5 C/cm<sup>2</sup>. It is because sputter deposition which becomes below is made.

[0027] Usually, a collimation spatter is for depositing titanium on the pars basilaris ossis occipitalis of a contact hole with a sufficient anisotropy, and improving the coverage of the spatter film. However, it is not necessary to carry out using an established collimation plate, and the result obtained using the collimation spatter and the same result are obtained in this case that the reticulated plate grounded electrically should just be inserted between the wafer and the target, for example.

[0028] Thus, when carrying out sputter deposition of the refractory metal on a floating-gate electrode with the Salicide structure, it is possible from the plasma whether make the generated charge whether make it not generate an unnecessary charge or not reach a wafer as an approach of controlling the amount of charges which reaches to a wafer. Therefore, a gate proof-pressure property can be raised by combining above-mentioned two kinds or them.

[0029] In order that this invention person might realize the sputtering system which can attain the purpose of this invention mentioned above, the cause which the poor insulation of gate oxide generates arrived at the wafer front face, and the charged particle near the target found it out after research, when it was in penetrating the polish recon film and gate oxide of a gate electrode, and intruding a silicon substrate. That is, it was surmised that the cause which degradation of the withstand voltage of gate oxide produces was because the probability of collision which a charged particle comes flying from the high charged-particle consistency field which exists near the plasma (wafer side), and collides with a wafer increases. The field where a plasma consistency is high is concentrated on the periphery rather than the center section about the diameter direction of a target so that clearly from the Heroux Gen measurement of a target. And although the field where a plasma consistency is high is seen in the direction which faces to a wafer from a target and it exists near the \*\*\*\* of a target, it is thought that the field where a charged-particle consistency is high exists in the wafer side of a plasma field rather. Then, in order that a charged particle may prevent coming flying on a wafer and colliding, it is a location near a target, the collimation plate has been arranged in the location moreover slightly separated from the plasma field to the wafer side, and it hit on an idea of catching a charged particle with a collimation plate, and further, the physical relationship of a target and a collimation plate is studied and it came to complete this invention.

[0030] In order to attain the further purpose of this invention mentioned above, based on above-mentioned knowledge, the sputtering system concerning this invention It is made to make the target held at the target holder, and a target meet. In the sputtering system which is equipped with the wafer holder holding the wafer on which a target metal is made to deposit, and carries out sputtering of the target metal on a wafer It is characterized by making it intervene, where the collimation plate which consists of a conductor which has many through tubes penetrated towards the wafer between the target holder and the wafer holder from the target is grounded.

[0031] Moreover, the mediation effectiveness of a collimation plate changes sharply with locations to the target of a collimation plate, and there is criticality-meaning in the location to the target of a collimation plate about degradation prevention of the withstand voltage of gate oxide so that the result of the below-mentioned examples 1 and 2 of an experiment may show. So, at the suitable embodiment of this invention, a collimation plate is the 1st spacing D1 to a

target electrode holder. It is the 2nd spacing D2 below. It is arranged at intervals of the above range, and the sputtering system is equipped with a justification means to position and hold a collimation plate in spacing of said range, still more suitably, the 1st spacing D1 and the 2nd spacing D2 -- the structure of a sputtering system -- moreover, the 1st spacing D1 although it differs, since it mentions later practical according to sputtering conditions, respectively 50mm -- it is -- the 2nd spacing D2 It is 24mm.

[0032] Moreover, although the higher one of the ratio of total of the opening area of all the through tubes to the surface area of a collimation plate and a numerical aperture is good and there is no constraint in the configuration and dimension of a through tube of a collimation plate, the aspect ratio of a through tube of a collimation plate is or more 0.7 1.3 or less reticular lamina suitably.

[0033] As long as it is the sputtering system which performs sputtering by glow discharge, there is no constraint in the class of sputtering system, and a format, and this invention can apply it at them, for example, can be applied to a direct-current sputtering system, a RF (RF) sputtering system, and magnetron sputtering equipment.

[0034] When a collimation plate intervenes between a target and a wafer, it is thought that it depends for extent of initial proof-pressure degradation of gate dielectric film on the aspect ratio and spatter rate of the distance of a collimation plate and a target holder and a collimation plate.

[0035] When a collimation plate does not intervene, the probability for the charged particle which comes flying from a high charged-particle field to collide with a wafer directly is high, therefore is as intense as a wafer periphery compared with a wafer center section. [ of extent of initial proof-pressure degradation of the gate dielectric film of a wafer periphery ] For example, since in the case of magnetron sputtering equipment the configuration of a cathode magnet differs from a dimension for every magnetron sputtering equipment, consequently the plasma density distribution of the target diameter direction as a result differs from distribution of a charged particle, although a degradation pattern (map) turns into a pattern peculiar to each equipment, degradation is as intense [ a pattern. ] as a wafer periphery as a general inclination. Moreover, when a collimation plate does not intervene, it is clear that increase of the leakage current between the gate source / drain etc. is measured compared with the case where a collimation plate is made to intervene, and the damage is given to gate oxide also in the wafer center section at the time of a spatter.

[0036] As the distance (distance between traveler's checks) of a collimation plate and a target holder is the factor which should be determined that the probability which catches the charged particle which comes flying directly will become high and was mentioned above from this high charged-particle consistency region, the mediation effectiveness of a collimation plate changes sharply with locations to the target of a collimation plate, and there is criticality-meaning in the location to the target of a collimation plate. For example, the mediation effectiveness of a collimation plate falls sharply that the distance between traveler's checks is 50mm or more. If distance between traveler's checks is shortened and whenever [ over the collimation plate of a charged particle / incident angle ] is enlarged, since the prehension probability in the collimator plate of a charged particle can be raised, coming flying [ of a charged particle ] and degradation of the withstand voltage of the gate oxide by collision can be prevented effectively. However, if the distance between traveler's checks is too short, in order that a collimation plate may contact a high density plasma existence region conversely, there is a possibility that sputtering of the collimation plate may be carried out and it may be shaved, and since it is very dangerous, the permissible minimum distance (for example, 24mm) is set to the distance between traveler's checks from the standpoint.

[0037] Moreover, since the probability which catches the charged particle from the above-mentioned high charged-particle consistency region becomes high, it is effective in degradation prevention of the initial withstand voltage of gate oxide to enlarge the aspect ratio of a collimation plate. However, if an aspect ratio is too large, since a spatter metal will be caught, a spatter rate falls.

[0038]



[Embodiment of the Invention] Next, the gestalt of each operation of this invention is explained with a drawing.

The 1st operation gestalt drawing 1 of the manufacture approach of the semiconductor device concerning this invention shows the component sectional view of each process of the gestalt of implementation of the 1st of the manufacture approach of the semiconductor device which becomes this invention. First, as shown in drawing 1 (a), the N well 102 is formed in the P type silicon substrate 101 by the known approach. Subsequently, field oxide 103 is formed in the front face of the P type silicon substrate 101 by the selective oxidation method as a field insulator layer. To the active region surrounded by this field oxide 103, gate dielectric film 104 and polycrystalline silicon, such as silicon oxide, are grown up one by one, Lynn is doped by known technique to polycrystalline silicon, and reduction of the electric resistance of polycrystalline silicon is aimed at.

[0039] Subsequently, as pattern NINGU of the polycrystalline silicon is carried out and it is shown in drawing 1 (a) by the photolithography method and the dry etching method which are known technique, the gate electrode 105 is formed. Next, the low-concentration N type impurity diffused layer 113 and the low-concentration P type impurity diffused layer 114 are formed with the photolithography method and ion-implantation. Subsequently, the sidewall 106 which consists of silicon oxide or a silicon nitride is formed in the side face of the gate electrode 105 using a known CVD technique and a known etching technique.

[0040] Next, as shown in drawing 1 (b), the source drain field 107 of an N type impurity diffused layer and the source drain field 108 of a P type impurity diffused layer are formed with the photolithography method and ion-implantation. In this way, the N type source drain field 107 and the P type source drain field 108 are formed as LDD structure.

[0041] Subsequently, the magnetron sputtering equipment made into conditions from which the amount Q of charges which removes the natural oxidation film of the front face of polycrystalline silicon and a semi-conductor substrate front face which is the gate electrode 105, for example, reaches the gate electrode 105 becomes two or less 5 C/cm is used, sputter deposition of the titanium which is a refractory metal is carried out, and the titanium film 109 is formed. Under the present circumstances, a reticulated conductor like a collimation plate is inserted between a wafer and a target, for example, and a spatter is performed to the magnetron sputtering equipment to be used.

[0042] Drawing 6 shows the block diagram of an example of the magnetron sputtering equipment used with the gestalt of operation of the 1st of this invention approach. a wafer 63 lays the magnetron sputtering equipment shown in drawing 6 (a) on the wafer holder 62 in a chamber 61 -- having -- this -- alienation -- the cathode magnet 64 and a target 65 are arranged in the location which counters, and the collimation plate 66 is arranged in the spatial position between a wafer 63 and a target 65.

[0043] Usually, although the collimation plate to be used raises the anisotropy of sputtered particles and the aspect ratio of a network is about one, the collimation plate 66 used with this sputtering system is a configuration which consists of a reticulated conductor, as a plan is shown in drawing 6 (b). In addition, that what is necessary is just to insert the plate which only has conductivity between a wafer and a target, this collimation plate 66 of the aspect ratio of the collimation plate 66 and a dimension, and a configuration is arbitrary, and the whole surface of a wafer 63 does not need to be covered, and or plasma intensity distribution are high, it should cover only the field which a charge tends to generate.

[0044] Furthermore, the configuration of this collimation plate 66 should just adjust a dimension and a configuration with a sputtering system again. In addition, although the reticulated conductor of this collimation plate 66 may be used as \*\*\*\*\*, corresponding to the plasma state, effectiveness goes up further by giving potential. Moreover, although the gestalt of the 1st operation shows the example which deposited 109 for the titanium film, even if it makes it deposit other refractory metals, such as cobalt and nickel, of course, the same effectiveness is acquired.

[0045] Next, as shown in drawing 1 (c), the titanium silicide layer 110 of C49 mold structure is formed only in the interface of the titanium film 109 in contact with the front face of the gate

electrode 105 and the source drain fields 107 and 108 which are polycrystalline silicon in a nitriding ambient atmosphere 700 degrees C or less by carrying out rapid heat treatment (RTA). Moreover, in this case, some of titanium film 109 in contact with field oxide 103 and a sidewall 106 and titanium film 109 on a semi-conductor substrate are nitrided, and it serves as the titanium nitride film 111.

[0046] Next, as shown in drawing 1 (d), by mixed liquor, such as aqueous ammonia and hydrogen peroxide solution, etc., wet etching is carried out alternatively and only unreacted titanium and the titanium nitride film 111 are removed. Subsequently, hot (800 degrees C or more) RTA is performed rather than the above-mentioned RTA, and the titanium silicide 112 of C54 mold structure where electrical resistivity is lower than the titanium silicide layer 110 of the aforementioned C49 mold structure is formed.

[0047] Thus, degradation of gate pressure-proofing according [ the manufactured MOS mold field-effect transistor ] to a sputter does not take place, but good gate pressure-proofing is obtained. Since the collimation plate 66 is inserted between the wafer 63 and the target 65, it is because the charge which should reach a wafer 63 flows to the collimation plate 66, the charge up of the gate electrode 105 is controlled and it is.

[0048] Thus, when carrying out sputter deposition of the refractory metal on a floating-gate electrode with the Salicide structure, a gate proof-pressure property can be raised by making the generated charge not reach a wafer as an approach of controlling the amount of charges which reaches to a wafer.

As shown in the 2nd operation gestalt drawing 2 (a) of the manufacture approach of the semiconductor device concerning this invention, the N well 202 is formed in the P type silicon substrate 201 by the known approach. Subsequently, field oxide 203 is formed in the front face of the P type silicon substrate 201 by the selective oxidation method as a field insulator layer. To the active region surrounded by this field oxide 203, gate dielectric film 204 and polycrystalline silicon, such as silicon oxide, are grown up one by one, Lynn is doped by known technique to polycrystalline silicon, and reduction of the electric resistance of polycrystalline silicon is aimed at. Subsequently, by the photolithography method and the dry etching method which are known technique, as shown in pattern NINGU drawing 2 (a), the gate electrode 205 is formed for polycrystalline silicon.

[0049] Next, the low-concentration N type impurity diffused layer 213 and the low-concentration P type impurity diffused layer 214 are formed with the photolithography method and ion-implantation. Subsequently, the sidewall 206 which consists of silicon oxide or a silicon nitride is formed in the side face of the gate electrode 205 using a known CVD technique and a known etching technique.

[0050] Next, as shown in drawing 2 (b), the source drain field 207 of an N type impurity diffused layer and the source drain field 208 of a P type impurity diffused layer are formed with the photolithography method and ion-implantation. Subsequently, the amount Q of charges which removes the natural oxidation film of the front face of polycrystalline silicon and a semi-conductor substrate front face which is the gate electrode 205, for example, reaches a gate electrode is 5 C/cm<sup>2</sup>. Using the magnetron sputtering equipment made into conditions which become below, sputter deposition of the titanium which is a refractory metal is carried out, and the titanium film 209 is formed.

[0051] The configuration of the magnetron sputtering equipment used at this time is shown in drawing 7 (b), (d), or (e). as a conventional sputtering system, as shown in drawing 7 (a), a wafer 73 lays on the wafer holder 72 in a chamber 71 -- having -- a wafer 73 -- alienation -- although the sputtering system of the structure without an electrode-holder magnet where the target 74 has been arranged in the location which counters was known, as for this thing, initial proof-pressure degradation of the gate was most seen for the field of max [ consistency / of the plasma 75 / plasma ] by the experimental result with detailed artificers.

[0052] On the other hand, the magnetron sputtering equipment shown in drawing 7 (b) In the magnetron sputtering equipment of structure without an electrode-holder magnet So that the field of plasma consistency max of the plasma 77 may become a substrate (wafer) outside It was magnetron sputtering equipment of structure using the target 76 which set up magnitude, and

since the charge generated from the plasma 77 was prevented from reaching a wafer 73 when sputter deposition of the above-mentioned titanium film 209 is carried out, the good electrical property was acquired.

[0053] Moreover, although the magnetron sputtering equipment shown in drawing 7 (a) and (b) is the structure where plasma 75 and 77 touches the wafer 73 directly, as shown in conventional magnetron sputtering equipment at drawing 7 (c), the magnetron sputtering equipment of the structure where it is equipped with the holder magnet 79 in the condition that the plasma 80 does not touch a wafer 73 is also known. That is, with this conventional magnetron sputtering equipment, the wafer 73 is laid through the holder magnet 79 on the wafer holder 72 in the chamber 71, and the plasma 80 from a target 74 does not touch a wafer 73.

[0054] However, also with this conventional magnetron sputtering equipment, when the charge (Ar<sup>+</sup> or electron) generated from the plasma reached a wafer 73, the initial poor proof pressure of the gate arose similarly, and the degradation part of initial pressure-proofing of the gate was looked at by wafer 73 periphery from an artificer's detailed experimental result.

[0055] Then, the amount Q of charges which reaches a gate electrode in the titanium film 209 with the gestalt of this operation as magnetron sputtering equipment of structure with this electrode-holder magnet using the magnetron sputtering equipment of the structure shown in drawing 7 (d) or drawing 7 (e) is 5C/cm<sup>2</sup>. Sputter deposition is carried out on conditions which become below. the magnetron sputtering equipment equipment be show in drawing 7 (d) control the initial poor proof pressure of the gate by carry out the trap of the charge which the description be in the point which made the side face of a wafer 73 the wrap configuration, and generated by this the holder magnet 81 attach in order to stabilize a plasma from a plasma 82 by the magnetic field of the holder magnet 81.

[0056] moreover, the magnetron sputtering equipment show equipment in drawing 7 (e) have the description in the point of set up the magnetic field strength of the holder magnet 83 attach in order it stabilize a plasma as the plasma maximum field of a plasma 84 be above a wafer 83, and \*\*\*\* control the initial poor proof pressure of the gate by carry out the trap of the charge generate from a plasma 84 by the magnetic field of the holder magnet 83 by this.

[0057] In the case of the magnetron sputtering equipment of the structure shown in drawing 7 (d) or drawing 7 (e), by the trap of the charge having been carried out by the magnetic field generated from the holder magnets 81 and 83, the degradation part was not looked at by the periphery, either but the good electrical property was acquired. In fact, since extent of degradation of initial pressure-proofing of the gate changes with the structures of magnetron sputtering equipment, also when optimizing in the combination of the approach of changing the above-mentioned plasma maximum field, and the approach of carrying out a trap by the magnetic field generated with the holder magnet by the side of a wafer, it thinks.

[0058] Although the gestalt of this 2nd operation shows the example which deposited titanium, even if it makes it deposit other refractory metals, such as cobalt and nickel, of course, the same effectiveness is acquired.

[0059] The titanium silicide 210 of C49 mold structure is formed only in the interface of the titanium film 109 in contact with the front face of the gate electrode 205 and the source drain fields 107 and 108 which are polycrystalline silicon by carrying out rapid heat treatment (RTA) of 700 degrees C or less in nitrogen-gas-atmosphere mind next, for returning to drawing 2 again and explaining, as shown in drawing 2 (c). Moreover, in this case, as shown in drawing 2 (c), some of titanium film 209 in contact with field oxide 203 and a sidewall 206 and titanium film 209 on a semi-conductor substrate are nitrided, and it serves as the titanium nitride film 211.

[0060] Next, as shown in drawing 2 (d), by mixed liquor, such as aqueous ammonia and hydrogen peroxide solution, etc., wet etching is carried out alternatively and only unreacted titanium and the titanium nitride film 211 are removed. Subsequently, hot (800 degrees C or more) RTA is performed rather than the above-mentioned RTA, and the titanium silicide 212 of low C54 mold structure of electrical resistivity is formed rather than the titanium silicide 210 of the aforementioned C49 mold structure.

[0061] With the gestalt of this operation, by making a magnetron sputtering equipment configuration into structure as shown in drawing 7 (b), (d), or (e), the charge generated from the

plasma does not reach a wafer, but initial proof-pressure degradation of the gate is suppressed. Furthermore, since the reticulated collimation plate of a conductor is inserted with the magnetron sputtering equipment used with the gestalt of the 1st operation, When the film by which the spatter was carried out accumulates on the reticulated collimation plate of a conductor, a problems, such as a fall of the spatter rate to a wafer top, and particle, sake, With the magnetron sputtering equipment used with the gestalt of this 2nd operation to there being the need for exchange of a collimation plate, since the reticulated collimation plate of a conductor is not inserted, the need for exchange of a collimation plate is lost and there is also an advantage of being easy to maintain equipment to stability.

[0062] In addition, although the gestalt of the above the 1st and the 2nd operation showed how to form silicide on the gate and a diffusion layer at coincidence, of course, this invention is applicable also about the case where carry out the spatter of the refractory metal and silicide is formed on a diffusion layer on the floating gates, such as the polycide gate (WSix/Poly-Si), the PORITA mel gate (W/WNx/Poly-Si), or metal gate (W/SiO<sub>2</sub>) structure.

[0063] The example of the example book operation gestalt of an operation gestalt of the sputtering system concerning this invention is an example of the operation gestalt which applied the sputtering system concerning this invention to magnetron sputtering equipment, and the top view of a collimation plate and drawing 10 (c) of the typical sectional view in which drawing 10 (a) shows the configuration of the magnetron sputtering equipment of this example of an operation gestalt, and drawing 10 (b) are the side elevations of a collimation plate. The same sign is given to the same components as drawing 8, and a part among drawing 10. The magnetron sputtering equipment 30 of this example of an operation gestalt The wafer holder 14 which it has [ holder ] the configuration fundamentally same as shown in drawing 10 as the magnetron sputtering equipment shown in above-mentioned drawing 6, and makes Wafer W lay in the spatter chamber 12. It has the collimation plate 32 of the shape of a wave plate established between the cathode magnet 16 which holds Target T in the location which estranges and meets to Wafer W, and the wafer holder 14 and the cathode magnet 16.

[0064] The collimation plate 32 is formed in order to catch a charged particle, while raising the anisotropy of sputtered particles, as shown in drawing 10 (b), is constituted as a reticular lamina which consists of a conductor of the network configuration which the forward hexagon was made to follow, and is grounded. Penetrating the mesh or hole of a forward hexagon of the collimation plate 32 toward Wafer W from Target T, the aspect ratio of a mesh or a hole is 1. That is, the path D (refer to a mesh or the overall diameter of a hole, and drawing 10 (b)) of thickness t (refer to drawing 10 (c)) of a collimation plate, a mesh, or a hole is the same die length.

Moreover, according to the justification device 34, the distance (at the distance between traveler's checks and drawing 10 (a), it displays by L1) from the field of the collimation plate 32 to the target maintenance side of the cathode magnet 16 is changed, and the collimation plate 32 is held in the location. The justification device 34 is a known device and makes it go up and down the collimation plate 32 free up and down with driving gears, such as an oil hydraulic cylinder and an air cylinder. In addition, the collimation plate 32 does not need to cover the whole surface of Wafer W, plasma intensity distribution are high or the size of the collimation plate 32 should cover only the field which a charged particle tends to generate.

[0065] The sputtering experiment was conducted using the experimental device of the same configuration as the magnetron sputtering equipment 30 of this example of an operation gestalt which equipped the model number I-1060 made from example of experiment 1 Anelva with the collimation plate. Below, the specification of an experimental device is shown briefly.  
 target thickness : 3mm diameter : 12 inch wafer holder wafer dimension: -- diameter [ of 6 inch ], or diameter chuck method [ of 8 inch ]: -- clamp chuck collimation plate aperture D : 23mm thickness t : Configuration of 23mm hole : continuation configuration aspect ratio [ of a forward hexagon ]: -- the 1 quality of the material : Stainless steel [0066] With an above-mentioned experimental device, it is the distance (in the distance between T/S, and drawing 10 (a)) of the target maintenance side of the cathode magnet 16, and the front face of Wafer W. L2 a display -- 103mm -- adjusting -- and distance L1 of the target maintenance side of the cathode magnet 16, and the opposed face of the collimation plate 32 It is alike and adjusts to

34mm. The spatter power impressed between the wafer holder 14 and the cathode magnet 16 was changed into 1.0kW, 1.5kW, and 2.0kW, the spatter of the Co was carried out on the following sputtering conditions, and membranes were formed on the polish recon film which shows Co film of 100Å of thickness to drawing 9.

Sputtering condition holder temperature : Room-temperature chamber pressure: Three to 8 mTorr, subsequently to every chip, the quality of the withstand voltage of gate oxide was investigated, and as shown in drawing 12 (a) - (c), it painted for the chip of black and slight poor insulation to the chip of the serious poor insulation of gate oxide at gray.

[0067] The same experimental device as the example 1 of example of experiment 2 experiment is used, and it is the distance L2 of the target maintenance side of the cathode magnet 16, and the front face of Wafer W. It adjusts to 113mm. And distance L1 of the target maintenance side of the cathode magnet 16, and the opposed face of the collimation plate 32 24mm, The L1 [ same / changing into 29mm, 34mm, 39mm, 44mm, and 56mm ] The spatter power impressed between the wafer holder 14 and the cathode magnet 16 1.0kW, It changed into 1.5kW and 2.0kW, and Co sputtering was performed on conditions which are different in mutual [ a total of 18 times of ]. In addition, other conditions are the same as the same sputtering conditions as the example 1 of an experiment. Subsequently, as the quality of the withstand voltage of gate oxide was investigated for every chip and shown in drawing 13 (a) drawing 18 (a) - (c) from - (c), it painted for the chip of black and slight poor insulation to the chip of the serious poor insulation of gate oxide at gray.

[0068] As shown in drawing 19, the experimental result of the examples 1 and 2 of an experiment was totaled by making spatter power into a parameter. drawing 19 -- an axis of abscissa -- L1 -- the rate of an excellent article of gate oxide (%) is taken along the axis of ordinate. It is L1 irrespective of the size of spatter power as drawing 19 shows. In 39mm or less, the rate of an excellent article reaches to about 100%, and, on the other hand, it is L1. In 44mm or more, the rate of an excellent article falls to 60% or less rapidly. That is, it turns out about the rate of an excellent article of gate oxide, i.e., the mediation effectiveness of the collimation plate 32, that the clear critical-like location to the target or cathode magnet of the collimation plate 32 exists between 39mm and 44mm. The bar graph at the left end of drawing 19 is the numeric value of the rate of an excellent article at the time of not making a collimation plate intervene, and is L1. It is almost the same as the rate of an excellent article at the time of being 56mm.

[0069] Distance L1 of a collimation plate [ as opposed to / use the same experimental device as the example 1 of example of experiment 3 experiment, and / a cathode magnet ] Distance L2 of 29mm, a cathode magnet, and a wafer holder. It was set as 68mm, the relation between spatter power (kW) and the rate of an excellent article of gate oxide was investigated under the following sputtering conditions, and the result was shown in drawing 20. Moreover, for the comparison, using the magnetron sputtering equipment of the same configuration as a having-collimation plate \*\*\*\*\* experimental device, sputtering was performed, the result was also doubled, and it was shown in drawing 20.

Sputtering condition chamber pressure : 8 - 10mTorr quantity of gas flow : 100 [ 80 - ] scc/m spatter power: Compared with the magnetron sputtering equipment which is not equipped with a collimation plate, the magnetron sputtering equipment of this example of an operation gestalt has the very low spatter power dependency of the rate of an excellent article of gate oxide by forming a collimation plate by the distance relation specified by this invention as 1.5kW drawing 20 shows.

[0070] Distance L1 of a collimation plate [ as opposed to / use the same experimental device as the example 1 of example of experiment 4 experiment, and / a cathode magnet ] Distance L2 of 29mm, a cathode magnet, and a wafer holder. It was set as 68mm, the relation between a spatter rate (A/sec) and the rate of an excellent article of gate oxide was investigated under the following sputtering conditions, and the result was displayed on drawing 21. Moreover, for the comparison, using the magnetron sputtering equipment of the same configuration of the example of a having-collimation plate \*\*\*\*\* operation gestalt, sputtering was performed, the result was also doubled, and it displayed on drawing 21.

Sputtering condition chamber pressure : 8 - 10mTorr quantity of gas flow : 100 [ 80 - ] scc/m

sputter power: Compared with the magnetron sputtering equipment which is not equipped with a collimation plate, the magnetron sputtering equipment of this example of an operation gestalt has the low sputter rate dependency of the rate of an excellent article by forming a collimation plate by the distance relation specified by this invention as 1.5kW drawing 21 shows.

[0071] By the way, by raising a sputter rate, promptly, for a wrap reason, a charged particle comes to go to the horizontal direction of a wafer rather than the depth direction of the gate, and, as for the initial proof-pressure degradation probability of gate oxide, a conductive metal (or metal silicide) becomes low about a wafer front face. Therefore, it is effective in degradation prevention of the initial withstand voltage of gate oxide to raise a sputter rate, as shown in drawing 21. However, if a sputter rate is too quick, in order for the field intima thickness distribution difference of a wafer to increase and to be further anxious about reduction of the silicide-ized reacting weight at the time of an elevated-temperature sputter etc., the sputter in a high sputter rate is not so desirable. Even when the sputter rate was raised by setting sputter power of the example 3 of an experiment to 2.6kW and distance [ as opposed to the cathode maintenance side of the cathode magnet 16 for a collimation plate ] was set to 50mm, it was verified that the rate of an excellent article is 98%. In addition, since the conductive metal membrane which intercepts flying to the gate of a charged particle is not formed immediately after a sputter starts even if it is going to raise a sputter rate and is going to aim at degradation prevention of the withstand voltage of gate oxide, compared with the case where a collimation plate is made to intervene, the effectiveness of initial proof-pressure degradation prevention of gate oxide is low. Moreover, the result it is satisfied with the result in en Jura (AMAT ENDURA) from which an equipment manufacturer differs of the result at least 46.5mm was obtained.

[0072] The magnetron sputtering equipment of this example of an operation gestalt used in the example 1 of example of experiment 5 experiment and the example 2 of an experiment is used. Distance L1 of the collimation plate to a cathode magnet 34mm, Distance L2 of a cathode magnet and a wafer holder Set it as 103mm, and fix applied voltage to 1.5kW, and gas pressure is set as 5mTorr(s), 8mmTorr, 10mTorr, and 15mTorr(s). Respectively, Co sputtering was performed and relation was investigated for the gas pressure dependency of the rate of an excellent article of gate oxide. Consequently, with the gas pressure of 5mTorr, 8mmTorr, 10mTorr, and 15mTorr (s), the rate of an excellent article of gate oxide is 100%, respectively, and it turned out that there is no gas pressure dependency in the rate of an excellent article of gate oxide with the magnetron sputtering equipment which formed the collimation plate.

[0073] From the result of the example 1 of an experiment to the above example 5 of an experiment, in case the sputtering system of this example of an operation gestalt form the refractory metal silicide film in a gate electrode by arrange the collimation plate 32 to the cathode maintenance side of the cathode magnet 16 in the range of 24mm or more 50mm or less distance, as degradation of the withstand voltage of gate oxide do not produce it, it be prove that it be the sputtering system which can carry out the sputter of the refractory metal on the polish recon film. Moreover, about the rate of an excellent article of gate oxide, the sputtering system of this example of an operation gestalt has a sputter power dependency, a sputter rate dependency, and a low gas pressure dependency, and can set up sputtering conditions in the large range.

---

[Translation done.]

\* NOTICES \*

JPO and NCIPJ are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

---

## DESCRIPTION OF DRAWINGS

---

[Brief Description of the Drawings]

[Drawing 1] It is a component sectional view in each process of the gestalt of operation of the 1st of this invention.

[Drawing 2] It is a component sectional view in each process of the gestalt of operation of the 2nd of this invention.

[Drawing 3] The component sectional view in each process of an example of the conventional approach.

[Drawing 4] It is drawing showing the rate of an excellent article of the gate pressure-proofing at the time of carrying out on the conventional spatter conditions etc.

[Drawing 5] It is drawing showing the rate of an excellent article of the gate proof-pressure property at the time of inserting a collimation plate etc.

[Drawing 6] It is the block diagram of the sputtering system used with the gestalt of operation of the 1st of this invention.

[Drawing 7] It is the block diagram of the sputtering system of each example used with the gestalt of operation of the 2nd of this invention, and the conventional sputtering system.

[Drawing 8] It is the mimetic diagram showing the configuration of the conventional sputtering system.

[Drawing 9] It is the explanatory view of silicide-izing.

[Drawing 10] The top view of a collimation plate and drawing 10 (c) of the mimetic diagram in which drawing 10 (a) shows the configuration of the sputtering system of the example of an operation gestalt, and drawing 10 (b) are the side elevations of a collimation plate.

[Drawing 11] It is the wafer map in which gate oxide degradation at the time of carrying out sputtering using the conventional sputtering system is shown.

[Drawing 12] Drawing 12 (a) - (c) is a wafer map in which gate oxide degradation at the time of carrying out a spatter under conditions which are mutually different using the sputtering system of this example of an operation gestalt, respectively is shown.

[Drawing 13] Drawing 13 (a) - (c) is a wafer map in which gate oxide degradation at the time of carrying out a spatter under conditions which are mutually different using the sputtering system of this example of an operation gestalt, respectively is shown.

[Drawing 14] Drawing 14 (a) - (c) is a wafer map in which gate oxide degradation at the time of carrying out a spatter under conditions which are mutually different using the sputtering system of this example of an operation gestalt, respectively is shown.

[Drawing 15] Drawing 15 (a) - (c) is a wafer map in which gate oxide degradation at the time of carrying out a spatter under conditions which are mutually different using the sputtering system of this example of an operation gestalt, respectively is shown.

[Drawing 16] Drawing 16 (a) - (c) is a wafer map in which gate oxide degradation at the time of carrying out a spatter under conditions which are mutually different using the sputtering system of this example of an operation gestalt, respectively is shown.

[Drawing 17] Drawing 17 (a) - (c) is a wafer map in which gate oxide degradation at the time of carrying out a spatter under conditions which are mutually different using the sputtering system of this example of an operation gestalt, respectively is shown.

[Drawing 18] Drawing 17 (a) - (c) is a wafer map in which gate oxide degradation at the time of carrying out a spatter under conditions which are mutually different using the sputtering system of this example of an operation gestalt, respectively is shown.

[Drawing 19] It is the graph which totaled the experimental result of the examples 1 and 2 of an experiment by making spatter power into a parameter.

[Drawing 20] It is the graph which shows the spatter power dependency of the rate of an excellent article.

[Drawing 21] It is the graph which shows the spatter rate dependency of the rate of an excellent article.

[Description of Notations]

10 The Conventional Sputtering System

12 Spatter Chamber

14 Wafer Holder

16 Cathode Magnet

20 Silicon Substrate

22 Polish Recon Film

24 Co Film

26 Sidewall

28 Gate Oxide

30 Sputtering System of Example of Operation Gestalt

32 Collimation Plate

34 Justification Device

61 71 Chamber

62 72 Wafer holder

63 73 Wafer

65, 74, 76 Target

66 Collimation Plate

75, 77, 80, 82, 84 Plasma

79, 81, 83 Holder magnet

101 201 P type silicon substrate

102 202 N well

103 203 Field oxide

104 204 Gate dielectric film

105 205 Gate electrode

106 206 Sidewall

107 207 N type source drain field

108 208 P type source drain field

109 209 Titanium film

110 210 Titanium silicide layer of C49 mold structure

111 211 Titanium nitride film

112 212 Titanium silicide layer of C54 mold structure

113 213 N type impurity diffused layer

114 214 P type impurity diffused layer

---

[Translation done.]



## \* NOTICES \*

JPO and NCIP are not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. \*\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.


## DRAWINGS

[Drawing 1]




- |                |                        |
|----------------|------------------------|
| 101 : P型シリコン基板 | 107 : N型ソース・ドレイン領域     |
| 102 : N型ウェル    | 108 : P型ソース・ドレイン領域     |
| 103 : フィールド酸化膜 | 109 : チタン膜             |
| 104 : ゲート絶縁膜   | 110 : C49型構造のチタンシリサイド層 |
| 105 : ゲート電極    | 111 : 酸化チタン膜           |
| 106 : サイドウォール  | 112 : C54構造のチタンシリサイド層  |

[Drawing 2]




- 201 : P型シリコン基板    207 : N型ソース・ドレイン領域  
 202 : N型ウェル    208 : P型ソース・ドレイン領域  
 203 : フィールド酸化膜    209 : チタン膜  
 204 : ゲート絶縁膜    210 : C49 型構造のチタンシリサイド層  
 205 : ゲート電極    211 : 窒化チタン膜  
 206 : サイドウォール    212 : C54 構造のチタンシリサイド層


[Drawing 4]



[Drawing 5]




[Drawing 11]




コリメータなし

[Drawing 3]




- |                 |                         |
|-----------------|-------------------------|
| 301 : P 型シリコン基板 | 307 : N 型ソース・ドレイン領域     |
| 302 : N 型ウェル    | 308 : P 型ソース・ドレイン領域     |
| 303 : フィールド酸化膜  | 309 : チタン膜              |
| 304 : ゲート絶縁膜    | 310 : C49 型構造のチタンシリサイド層 |
| 305 : ゲート電極     | 311 : 窒化チタン膜            |
| 306 : サイドウォール   | 312 : C54 構造のチタンシリサイド層  |


[Drawing 6]




[Drawing 8]






[Drawing 9]




[Drawing 19]




[Drawing 7]




[Drawing 10]



[Drawing 12]




[Drawing 13]




[Drawing 14]


(a)

L<sub>1</sub> (29mm) L<sub>2</sub> (113mm)  
1.0kw

(b)


L<sub>1</sub> (29mm) L<sub>2</sub> (113mm)  
1.5kw

(c)


L<sub>1</sub> (29mm) L<sub>2</sub> (113mm)  
2.0kw

## [Drawing 15]


(a)

L<sub>1</sub> (34mm) L<sub>2</sub> (113mm)  
1.0kw

(b)


L<sub>1</sub> (34mm) L<sub>2</sub> (113mm)  
1.5kw

(c)


L<sub>1</sub> (34mm) L<sub>2</sub> (113mm)  
2.0kw

## [Drawing 16]


(a)

L<sub>1</sub> (39mm) L<sub>2</sub> (113mm)  
1.0kw

(b)


L<sub>1</sub> (39mm) L<sub>2</sub> (113mm)  
1.5kw

(c)


L<sub>1</sub> (39mm) L<sub>2</sub> (113mm)  
2.0kw

## [Drawing 17]


(a)

L<sub>1</sub> (44mm) L<sub>2</sub> (113mm)  
1.0kw


(b)

L<sub>1</sub> (44mm) L<sub>2</sub> (113mm)  
1.5kw


(c)

L<sub>1</sub> (44mm) L<sub>2</sub> (113mm)  
2.0kw


## [Drawing 18]



L<sub>1</sub> (56mm) L<sub>2</sub> (113mm)  
1.0kw




L<sub>1</sub> (56mm) L<sub>2</sub> (113mm)  
1.5kw




L<sub>1</sub> (56mm) L<sub>2</sub> (113mm)  
2.0kw

[Drawing 20]



[Drawing 21]



[Translation done.]



特開平11-195620

(43) 公開日 平成11年(1999) 7月21日

(51) Int.Cl. <sup>6</sup>	識別記号	F I	
H 0 1 L 21/285		H 0 1 L 21/285	S
	3 0 1		3 0 1 R
C 2 3 C 14/34		C 2 3 C 14/34	R
H 0 1 L 21/8238		H 0 1 L 27/08	3 2 1 F
27/092		29/78	3 0 1 Y
審査請求 有 請求項の数12 O L (全 16 頁) 最終頁に続く			

(21) 出願番号 特願平10-248351

(22) 出願日 平成10年(1998) 9月2日

(31) 優先権主張番号 特願平9-297022

(32) 優先日 平9(1997)10月29日

(33) 優先権主張国 日本 (J P)

(71) 出願人 000004237

日本電気株式会社

東京都港区芝五丁目7番1号

(72) 発明者 濱中 信秋

東京都港区芝五丁目7番1号 日本電気株式会社内

(72) 発明者 井上 顕

東京都港区芝五丁目7番1号 日本電気株式会社内

(72) 発明者 安彦 仁

東京都港区芝五丁目7番1号 日本電気株式会社内

(74) 代理人 弁理士 稲垣 清


最終頁に続く

(54) 【発明の名称】 半導体装置の製造方法及びスパッタ装置

(57) 【要約】

【課題】 高融点金属シリサイド層を形成する半導体装置の製造方法において、スパッタ装置によるゲート耐圧の劣化が生じない条件で高融点金属をスパッタする半導体装置の製造方法及びそのためのスパッタ装置を提供する。

【解決手段】 本方法では、半導体素子のゲート電極が形成されたシリコン基板の全面に高融点金属を堆積して高融点金属膜を形成後、熱処理して高融点金属膜との界面に高融点金属シリサイド層を形成する際、ゲート電極に到達する電荷量  $Q$  が  $5 \text{ C/cm}^2$  以下となる条件で、高融点金属膜をマグネトロンスパッタ装置によりスパッタ堆積する。また、スパッタ装置 30 は、ターゲットホルダ 16 と、ウェハホルダ 14 との間に、ターゲットからウェハに向けて貫通した多数の貫通孔を有する導電体からなるコリメート板 32 を接地した状態で有する。



## 【特許請求の範囲】

【請求項1】 半導体素子のゲート電極が形成されたシリコン基板の全面に高融点金属を堆積して高融点金属膜を形成後、熱処理して前記高融点金属膜との界面に高融点金属シリサイド層を形成する半導体装置の製造方法において、

前記ゲート電極に到達する電荷量 $Q$ が $5\text{ C/cm}^2$ 以下となる条件で、前記高融点金属膜をマグネトロンスパッタ装置によりスパッタ堆積することを特徴とする半導体装置の製造方法。

【請求項2】 前記マグネトロンスパッタ装置は、プラズマ密度最大領域が前記シリコン基板の外側になるように、ターゲットの大きさを設定して前記高融点金属膜をスパッタ堆積する構成であることを特徴とする請求項1記載の半導体装置の製造方法。

【請求項3】 前記マグネトロンスパッタ装置は、前記シリコン基板側のホルダマグネットが該シリコン基板を有するウェハ側面を覆う状態で前記高融点金属をスパッタ堆積する構成であることを特徴とする請求項1記載の半導体装置の製造方法。

【請求項4】 前記マグネトロンスパッタ装置は、プラズマ密度最大の領域が前記シリコン基板を有するウェハより上方になるように、該ウェハ側のホルダマグネットの強度を設定して前記高融点金属をスパッタ堆積する構成であることを特徴とする請求項1記載の半導体装置の製造方法。

【請求項5】 前記マグネトロンスパッタ装置は、ターゲットと前記シリコン基板を有するウェハとの間の空間に、導電体のコリメート板を挿入した状態で前記高融点金属をスパッタ堆積する構成であることを特徴とする請求項1記載の半導体装置の製造方法。

【請求項6】 前記コリメート板は、上面の形状が網状であることを特徴とする請求項5記載の半導体装置の製造方法。

【請求項7】 前記高融点金属は、チタン、コバルトおよびニッケルのいずれか一の金属であることを特徴とする請求項1乃至6のうちのいずれか一項記載の半導体装置の製造方法。

【請求項8】 ターゲットホルダに保持されたターゲットと、ターゲットに対面させるようにして、ターゲット金属を堆積させるウェハを保持するウェハホルダとを備え、ターゲット金属をウェハ上にスパッタリングするスパッタ装置において、

ターゲットホルダと、ウェハホルダとの間に、ターゲットからウェハに向けて貫通した多数個の貫通孔を有する導電体からなるコリメート板を接地した状態で介在させることを特徴とするスパッタ装置。

【請求項9】 コリメート板が、ターゲットホルダーに対して第1の間隔 $D_1$ 以下で第2の間隔 $D_2$ 以上の範囲の間隔で配置されていることを特徴とする請求項8に記

載のスパッタ装置。

【請求項10】 第1の間隔 $D_1$ が $50\text{ mm}$ であり、第2の間隔 $D_2$ が $24\text{ mm}$ であることを特徴とする請求項10に記載のスパッタ装置。

【請求項11】 コリメート板を前記範囲の間隔内に位置決めし、保持する位置調整手段を備えていることを特徴とする請求項9又は10に記載のスパッタ装置。

【請求項12】 コリメート板は、貫通孔のアスペクト比が $0.7$ 以上で $1.3$ 以下の網状板であることを特徴とする請求項8から11のうちのいずれか1項に記載のスパッタ装置。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】本発明は、半導体装置の製造方法に係り、特にゲート、ソースおよびドレイン表面を自己整合的にシリサイド化することにより、低抵抗化を図るMOS型電界効果トランジスタ(MOSFET)の製造方法に関する。また、本発明は、ゲート電極に高融点金属シリサイド膜を形成する際、ゲート酸化膜の絶縁耐圧の劣化が生じないようにして、高融点金属をポリシリコン膜上にスパッタできるスパッタ装置に関するものである。

## 【0002】

【従来の技術】半導体装置の製造方法の一つとして知られる従来のサリサイドプロセスでは、特開平2-45923号公報に開示された方法がある。この従来の半導体装置の製造方法について、図3(a)～図3(d)の工程順に示した縦断面図を参照して説明する。

【0003】図3(a)に示すようにP型シリコン基板301にNウェル302を既知の方法により形成する。次いで、P型シリコン基板301の表面にフィールド絶縁膜としてフィールド酸化膜303を選択酸化法により形成する。このフィールド酸化膜303に囲まれた活性領域に、順次シリコン酸化膜などのゲート絶縁膜304と多結晶シリコンを成長し、多結晶シリコンにリンを既知の手法によりドーピングして多結晶シリコンの電気抵抗の低減を図る。次いで、既知の手法であるフォトリソグラフィ法とドライエッチング法により、多結晶シリコンをパターンニングしてゲート電極305を形成する。

【0004】次に、フォトリソグラフィ法とイオン注入法により、図3(a)に示すように低濃度のN型不純物拡散層313と低濃度のP型不純物拡散層314を形成する。次いで、ゲート電極305の側面にシリコン酸化膜あるいはシリコン窒化膜から構成されるサイドウォール306を既知の化学気相成長(CVD)技術とエッチング技術を用いて形成する。

【0005】次に、図3(b)に示すようにフォトリソグラフィ法とイオン注入法により、N型不純物拡散層307とP型不純物拡散層308を形成する。かくして、LDD構造としてN型ソース・ドレイン領域30

7、P型ソース・ドレイン領域308が形成される。次いで、ゲート電極である多結晶シリコンの表面と半導体基板表面の自然酸化膜を除去し、例えばチタン膜309をスパッタ堆積する。

【0006】次に、図3(c)に示すように窒素雰囲気中で700℃以下の急速熱処理(以下、RTA)することにより、シリコンと接触するチタン膜309のみをシリサイド化し、C49型構造のチタンシリサイド層310を形成する。また、この際、フィールド酸化膜303およびサイドウォール306と接触するチタン膜309と半導体基板上のチタン膜の一部は窒化されて窒化チタン膜311となる。

【0007】次に、図3(d)に示すようにアンモニア水および過酸化水素水等の混合液などにより、選択的にウェットエッチングし、未反応チタンと窒化チタン膜311のみを除去する。次いで、前述のRTAよりも高温(800℃以上)のRTAを行い、前記のC49型構造のチタンシリサイド層310よりも電気抵抗率の低いC54型構造のチタンシリサイド層312を形成する。

【0008】以上に示したシリサイドプロセスを用いることにより、多結晶シリコン305、N型およびP型不純物拡散層307、308の表面部分が自己整合的にシリサイド化されるために低抵抗化され、デバイスの高速化が図れる。このシリサイドプロセスは、必要とする領域に限って、選択的にシリサイド化できる利点がある。

【0009】ところで、従来のマグネトロンスパッタ装置10は、一般的には、図8に示すように、スパッタ・チャンバ12内に、ウェハWを載置させるウェハホルダ14と、ウェハWに離間して対面する位置にターゲットTを保持するカソードマグネット16とを備えている。従来のマグネトロンスパッタ装置10を使って、例えばポリシリコンゲート電極上にC<sub>60</sub>をスパッタして、C<sub>60</sub>シリサイド電極を形成する際、ゲート酸化膜に絶縁不良が生じたチップが、ウェハ上に発生すること、特にウェハ周辺部に発生することが多く、製品歩留りを向上させる上で、問題になっていた。

【0010】ここで、従来のマグネトロンスパッタ装置10を使って、以下のスパッタ条件でゲート電極のポリシリコン上にC<sub>60</sub>をスパッタしてC<sub>60</sub>膜を成膜し、次いでRTAを施してC<sub>60</sub>シリサイド化を行って、ゲート酸化膜の絶縁耐圧の良否をウェハのチップ毎に試験した結果を示す。本試験では、従来のマグネトロンスパッタ装置10を使って、図9に示すように、シリコン基板20上に形成されたゲート電極のポリシリコン膜22上にC<sub>60</sub>をスパッタしてC<sub>60</sub>膜24を成膜し、次いでRTAを施してC<sub>60</sub>シリサイド層を形成する。図9は、スパッタリングによりC<sub>60</sub>膜24をゲート電極のポリシリコン膜22上に成膜した状態を示す。図9中、26はSiN等からなるサイドウォール、28はゲート酸化膜である。

スパッタリング条件

チャンバ圧力 : 5~15 mTorr

ガス流量 : Ar/50~100 scc/m

スパッタパワー : 1.5 kW

しかし、従来のマグネトロンスパッタ装置10を使ったC<sub>60</sub>スパッタリングでは、図11に示すように、特にウェハの周辺部のチップのゲート酸化膜に、絶縁不良が発生し、ゲート酸化膜の絶縁耐圧が所定値以上の良好なチップのウェハ全体のチップに対する百分率、いわゆる良品率は、図19に実験例1と実験例2の結果と合わせ示すように、46%程度であった。図11では、ゲート酸化膜に重度の絶縁不良が発生しているチップは、黒色で、軽度の絶縁不良が発生しているチップは、灰色で彩色されている。

【0011】

【発明が解決しようとする課題】しかるに、上記の従来の半導体装置の製造方法では、ゲートポリシリコンを形成した後、ゲートポリシリコン上に高融点金属をスパッタ堆積すると、その際に、プラズマから発生する電荷によりゲート電極305がチャージアップし、ゲート耐圧が劣化するという問題があった。

【0012】ゲート電極および拡散層上のみにシリサイドを形成する方法として、シリサイドプロセスが有効な方法であるが、高融点金属をスパッタする際の下地構造は、ゲート電極305の表面の自然酸化膜は除去されており、ゲート電極305は既に不純物がドーピングされてかつ、フローティングゲートとなっている。

【0013】そのため、スパッタ時、特にスパッタ放電中あるいは待機時の放電からシャッターが開いてウェハへスパッタ堆積が開始された瞬間にゲート電極部に電荷が発生し、その電荷がゲート絶縁膜304を流れて、ゲート耐圧が劣化するという問題が発生する。この現象は、ゲート絶縁膜304の膜厚が薄膜化や高集積化するにつれて顕著であり、微細化が進むにつれて深刻な問題となっている。

【0014】本発明は上記の点に鑑みなされたもので、半導体基板上に選択的に形成される絶縁膜間に高融点金属シリサイド層を形成する半導体装置の製造方法において、スパッタ装置によるゲート耐圧の劣化が生じない条件下で高融点金属をスパッタする半導体装置の製造方法を提供することを目的とする。

【0015】また、本発明の他の目的は、高信頼性及び低抵抗化が可能なMOS型電界効果トランジスタを製造し得る半導体装置の製造方法を提供することにある。

【0016】また、前述したように、従来のマグネトロンスパッタ装置を使って、C<sub>60</sub>、Ti、Ni、W等の高融点金属をポリシリコン膜上にスパッタしてシリサイド化を施す際に、ゲート酸化膜の絶縁性が低下するという問題があった。そこで、本発明の更なる目的は、ゲート電極に高融点金属シリサイド膜を形成する際、ゲート酸

化膜の絶縁耐圧の劣化が生じないようにして、高融点金属をポリシリコン膜上にスパッタできるスパッタ装置を提供することである。

【0017】

【課題を解決するための手段】本発明は、上記の目的を達成するため半導体素子のゲート電極が形成されたシリコン基板の全面に高融点金属を堆積して高融点金属膜を形成後、熱処理して高融点金属膜との界面に高融点金属シリサイド層を形成する半導体装置の製造方法において、ゲート電極に到達する電荷量 $Q$ が $5\text{C}/\text{cm}^2$ 以下となる条件で、高融点金属膜をマグネトロンスパッタ装置によりスパッタ堆積するようにしたものである。

【0018】ここで、上記のマグネトロンスパッタ装置は、プラズマ密度最大領域がシリコン基板の外側になるように、ターゲットの大きさを設定して高融点金属をスパッタ堆積する構成である。

【0019】また、上記マグネトロンスパッタ装置は、シリコン基板側のホルダマグネットがシリコン基板を有するウェハー側面を覆う状態で高融点金属をスパッタ堆積する構成でもよく、またプラズマ密度最大の領域がシリコン基板を有するウェハーより上方になるように、ウェハー側のホルダマグネットの強度を設定して高融点金属をスパッタ堆積する構成でもよい。

【0020】更に、上記のマグネトロンスパッタ装置は、ターゲットとシリコン基板を有するウェハーとの間の空間に、導電体のコリメート板を挿入した状態で高融点金属をスパッタ堆積する構成でもよい。なお、上記の高融点金属は、チタン、コバルトおよびニッケルのいずれかの金属であることが望ましい。

【0021】本発明では、ゲート電極に到達する電荷量 $Q$ が $5\text{C}/\text{cm}^2$ 以下になる条件で高融点金属のスパッタ堆積を行い、ゲート耐圧の劣化を生じさせないようにするものである。

【0022】このことの作用について説明する。図4は自然酸化膜をフッ酸を用いてエッチングした後、チタンをスパッタ堆積し、次いで、熱処理を行わずにアンモニア水と過酸化水素水の混合液により、堆積したチタンをウェットエッチングしたウェハーのゲート耐圧の良品率を示す。比較として、スパッタを行わずに測定したものも示してある。

【0023】チタンをスパッタし、すぐにウェットエッチングした場合はゲートの初期耐圧不良が起こっており、スパッタ中にゲート耐圧が大幅に劣化するため、その場合のゲート良品率は図4にIで示すように、チタンをスパッタしない場合のゲート良品率IIに比べて良品率が低い。

【0024】図5はスパッタ堆積する際、コリメート板をウェハーとターゲット間に挿入した場合のゲート耐圧良品率を、コリメート板を挿入しないでスパッタ堆積した場合のゲート耐圧良品率と、スパッタ堆積しない場合

のゲート耐圧良品率とを対比して示す。この場合も図4と同様にスパッタ後熱処理を行わずにウェットエッチングし測定している。

【0025】スパッタ堆積する際、コリメート板をウェハーとターゲット間に挿入した場合のゲート耐圧良品率は図5にIVで示す如く、スパッタ堆積しない場合のゲート耐圧良品率Vと同様100%であり、同図にIIIで示すようにチタンをスパッタし、すぐにウェットエッチングした場合のゲート耐圧良品率に比べて、スパッタによるゲート耐圧の劣化が起こっておらず、良好なゲート耐圧が得られていることがわかる。

【0026】この場合には、コリメート板がウェハーとターゲット間に挿入されているためにウェハーに到達するはずの電荷がコリメート板に流れて、ゲート電極のチャージアップが抑制されており、ゲート電極に到達する電荷量 $Q$ が $5\text{C}/\text{cm}^2$ 以下になるようなスパッタ堆積ができるためである。

【0027】通常コリメートスパッタは、コンタクトホール底部にチタンを異方性良く堆積し、スパッタ膜のカバレッジを改善するためのものである。しかし、この場合においては、既成のコリメート板を用いて行わなくてもよく、電氣的にアースされている例えば網状の板をウェハーとターゲットの間に挿入されていればよく、コリメートスパッタを用いて得られた結果と同様の結果が得られる。

【0028】このように、サリサイド構造を有したフローティングゲート電極上に高融点金属をスパッタ堆積する場合には、ウェハーへ到達する電荷量を制御する方法として、プラズマから不要な電荷を発生しないようにするか、発生した電荷をウェハーに到達しないようにするかが考えられる。そのため、上述の2種類あるいはそれらを組み合わせることでゲート耐圧特性を向上させることができる。

【0029】本発明者は、上述した本発明の目的を達成できるスパッタ装置を実現するために、研究の末に、ゲート酸化膜の絶縁不良が発生する原因は、ターゲット近傍の荷電粒子が、ウェハー表面に到達し、ゲート電極のポリシリコン膜及びゲート酸化膜を貫通してシリコン基板に貫入することにあると見出した。即ち、ゲート酸化膜の絶縁耐圧の劣化が生じる原因は、プラズマ近傍（ウェハー側）に存在する高荷電粒子密度領域から荷電粒子が飛来してウェハーに衝突する衝突確率が増大するからであると推測した。ターゲットのエロージェン測定から明らかなように、プラズマ密度の高い領域は、ターゲットの直径方向について、中央部よりも周辺部に集中している。そして、プラズマ密度の高い領域は、ターゲットからウェハーに向かう方向に見て、ターゲットの極く近傍に存在するが、荷電粒子密度の高い領域は、むしろプラズマ領域のウェハー側に存在していると考えられる。そこで、荷電粒子が、ウェハー上に飛来し、衝突す

るのを防止するために、ターゲットに近い位置であって、しかもプラズマ領域から僅かにウェハ側に離れた位置にコリメート板を配置して、荷電粒子をコリメート板により捕捉することを着想し、更には、ターゲットとコリメート板との位置関係を研究して、本発明を完成するに至った。

【0030】上述した本発明の更なる目的を達成するために、上述の知見に基づいて、本発明に係るスパッタ装置は、ターゲットホルダに保持されたターゲットと、ターゲットに対面させるようにして、ターゲット金属を堆積させるウェハを保持するウェハホルダとを備え、ターゲット金属をウェハ上にスパッタリングするスパッタ装置において、ターゲットホルダと、ウェハホルダとの間に、ターゲットからウェハに向けて貫通した多数個の貫通孔を有する導電体からなるコリメート板を接地した状態で介在させることを特徴としている。

【0031】また、後述の実験例1及び2の結果から判るように、コリメート板の介在効果は、コリメート板のターゲットに対する位置によって大幅に異なり、ゲート酸化膜の絶縁耐圧の劣化防止に関し、コリメート板のターゲットに対する位置には、臨界的な意義がある。そこで、本発明の好適な実施態様では、コリメート板が、ターゲットホルダに対して第1の間隔 $D_1$ 以下で第2の間隔 $D_2$ 以上の範囲の間隔で配置されていて、更に好適には、スパッタ装置は、コリメート板を前記範囲の間隔内に位置決めし、保持する位置調整手段を備えている。第1の間隔 $D_1$ 及び第2の間隔 $D_2$ は、スパッタ装置の構造により、またスパッタリング条件により、それぞれ、異なるものの、実用的には、後述する理由から、第1の間隔 $D_1$ が50mmであり、第2の間隔 $D_2$ が24mmである。

【0032】また、コリメート板の表面積に対する全貫通孔の開口面積の総和の比率、開口率は高い方がよく、また、コリメート板の貫通孔の形状及び寸法に制約はないものの、好適には、コリメート板は、貫通孔のアスペクト比が0.7以上1.3以下の網状板である。

【0033】本発明は、グロー放電によりスパッタリングを行うスパッタ装置である限り、スパッタ装置の種類、形式に制約はなく適用でき、例えば、直流スパッタ装置、高周波(RF)スパッタ装置及びマグネトロンスパッタ装置に適用できる。

【0034】コリメート板がターゲットとウェハとの間に介在する場合、ゲート絶縁膜の初期耐圧劣化の程度は、コリメート板とターゲットホルダとの距離、コリメート板のアスペクト比及びスパッタレートに依存すると考えられる。

【0035】コリメート板が介在しない場合、高荷電粒子領域から飛来する荷電粒子が直接的にウェハに衝突する確率は、ウェハ周辺部ほど高く、従ってウェハ周辺部のゲート絶縁膜の初期耐圧劣化の程度がウェハ中

央部に比べて激しい。例えばマグネトロンスパッタ装置の場合、マグネトロンスパッタ装置毎にカソードマグネットの形状、寸法が異なり、その結果、ターゲット直径方向のプラズマ密度分布、ひいては荷電粒子の分布が異なるため、劣化パターン(マップ)は、各装置に固有なパターンとなるものの、一般的な傾向として、ウェハ周辺部ほど劣化が激しい。また、コリメート板が介在しない場合、ウェハ中央部でも、コリメート板を介在させた場合に比べて、ゲート・ソース/ドレイン間のリーク電流の増大などが計測されており、スパッタ時にゲート酸化膜にダメージを与えられていることは明らかである。

【0036】コリメート板とターゲットホルダとの距離(T/C間距離)は、この高荷電粒子密度域から直接飛来する荷電粒子を捕捉する確率が高くなるように決定されるべき因子であって、前述したように、コリメート板の介在効果は、コリメート板のターゲットに対する位置によって大幅に異なり、コリメート板のターゲットに対する位置には臨界的な意義がある。例えば、T/C間距離が50mm以上であると、コリメート板の介在効果は大幅に低下する。T/C間距離を短くして、荷電粒子のコリメート板に対する入射角度を大きくすれば、荷電粒子のコリメート板での捕捉確率を高めることができるので、荷電粒子の飛来、衝突によるゲート酸化膜の絶縁耐圧の劣化を効果的に防止できる。しかし、逆に、T/C間距離が短すぎると、高密度プラズマ存在領域にコリメート板が接触するために、コリメート板がスパッタリングされて削られる恐れがあり、非常に危険であるから、その見地からT/C間距離には許容最短距離(例えば24mm)が設定される。

【0037】また、コリメート板のアスペクト比を大きくすることは、前述の高荷電粒子密度域からの荷電粒子を捕捉する確率が高くなるので、ゲート酸化膜の初期絶縁耐圧の劣化防止に有効である。しかし、アスペクト比が大きすぎると、スパッタ金属が捕捉されるので、スパッタレートが低下する。

【0038】

【発明の実施の形態】次に本発明の各実施の形態について、図面と共に説明する。

本発明に係る半導体装置の製造方法の第1の実施形態  
図1は本発明になる半導体装置の製造方法の第1の実施の形態の各工程の素子断面図を示す。まず、図1(a)に示すようにP型シリコン基板101にNウェル102を既知の方法により形成する。次いで、P型シリコン基板101の表面にフィールド絶縁膜としてフィールド酸化膜103を選択酸化法により形成する。このフィールド酸化膜103に囲まれた活性領域に、順次シリコン酸化膜などのゲート絶縁膜104と多結晶シリコンを成長し、多結晶シリコンにリンを既知の手法によりドーピングして多結晶シリコンの電気抵抗の低減を図る。

【0039】次いで、既知の手法であるフォトリソグラフィ法とドライエッチング法により、多結晶シリコンをパターンニングして図1(a)に示すようにゲート電極105を形成する。次に、フォトリソグラフィ法とイオン注入法により、低濃度のN型不純物拡散層113と低濃度のP型不純物拡散層114を形成する。次いで、ゲート電極105の側面にシリコン酸化膜あるいはシリコン窒化膜から構成されるサイドウォール106を既知のCVD技術とエッチング技術を用いて形成する。

【0040】次に、図1(b)に示すように、フォトリソグラフィ法とイオン注入法により、N型不純物拡散層のソース・ドレイン領域107とP型不純物拡散層のソース・ドレイン領域108を形成する。かくして、LDD構造としてN型ソース・ドレイン領域107、P型ソース・ドレイン領域108が形成される。

【0041】次いで、ゲート電極105である多結晶シリコンの表面と半導体基板表面の自然酸化膜を除去し、例えばゲート電極105に到達する電荷量 $Q$ が $5\text{C}/\text{cm}^2$ 以下になるような条件とするマグネトロンスパッタ装置を使用して、高融点金属であるチタンをスパッタ堆積してチタン膜109を形成する。この際、使用するマグネトロンスパッタ装置には、ウェハとターゲット間にコリメート板のような例えば網状の導電体を挿入してスパッタを行う。

【0042】図6は本発明方法の第1の実施の形態で使用するマグネトロンスパッタ装置の一例の構成図を示す。図6(a)に示すマグネトロンスパッタ装置は、チャンバ61内にウェハホルダ62上にウェハ63が載置され、これに離間対向する位置にカソードマグネット64とターゲット65が配置され、ウェハ63とターゲット65との間の空間位置にコリメート板66が配置されている。

【0043】通常用いるコリメート板は、スパッタ粒子の異方性を高めるものであり、網のアスペクト比が1程度のものであるが、このスパッタ装置で用いるコリメート板66は、図6(b)に上面図を示すように、網状の導電体からなる構成である。なお、このコリメート板66は、単に導電性のある板をウェハとターゲット間に挿入すればよく、コリメート板66のアスペクト比および寸法、形状は任意であり、また、ウェハ63の全面を覆っている必要もなく、プラズマ強度分布が高いあるいは電荷が発生しやすい領域だけをカバーしていればよい。

【0044】さらに、また、このコリメート板66の形状はスパッタ装置によって寸法、形状を調整すればいいものである。なお、このコリメート板66の網状の導電体は、設地電位として用いてもよいが、プラズマ状態に対応して、電位を与えることによりさらに効果が上がる。また、第1の実施の形態では、チタン膜を109を堆積した例を示しているが、コバルト、ニッケル等の他

の高融点金属を堆積するようにしても同様の効果が得られることは勿論である。

【0045】次に図1(c)に示すように、窒化雰囲気中で $700^\circ\text{C}$ 以下の急速熱処理(RTA)することにより、多結晶シリコンであるゲート電極105の表面およびソース・ドレイン領域107および108と接触するチタン膜109の界面のみにC49型構造のチタンシリサイド層110を形成する。また、この際、フィールド酸化膜103およびサイドウォール106と接触するチタン膜109と半導体基板上のチタン膜109の一部は窒化されて窒化チタン膜111となる。

【0046】次に図1(d)に示すように、アンモニア水および過酸化水素水等の混合液などにより、選択的にウェットエッチングし、未反応チタンと窒化チタン膜111のみを除去する。次いで、前述のRTAよりも高温( $800^\circ\text{C}$ 以上)のRTAを行い、前記のC49型構造のチタンシリサイド層110よりも電気抵抗率の低いC54型構造のチタンシリサイド112を形成する。

【0047】このようにして製造されたMOS型電界効果トランジスタは、スパッタによるゲート耐圧の劣化が起こっておらず、良好なゲート耐圧が得られている。コリメート板66がウェハ63とターゲット65間に挿入されているために、ウェハ63に到達するはずの電荷がコリメート板66に流れて、ゲート電極105のチャージアップが抑制されるためである。

【0048】このようにサリサイド構造を有したフローティングゲート電極上に高融点金属をスパッタ堆積する場合には、ウェハへ到達する電荷量を制御する方法として、発生した電荷をウェハに到達しないようにすることでゲート耐圧特性を向上させることができる。

本発明に係る半導体装置の製造方法の第2の実施形態  
図2(a)に示すようにP型シリコン基板201にNウェル202を既知の方法により形成する。次いで、P型シリコン基板201の表面にフィールド絶縁膜としてフィールド酸化膜203を選択酸化法により形成する。このフィールド酸化膜203に囲まれた活性領域に、順次シリコン酸化膜などのゲート絶縁膜204と多結晶シリコンを成長し、多結晶シリコンにリンを既知の手法によりドーピングして多結晶シリコンの電気抵抗の低減を図る。次いで、既知の手法であるフォトリソグラフィ法とドライエッチング法により、多結晶シリコンをパターンニングし図2(a)に示すように、ゲート電極205を形成する。

【0049】次に、フォトリソグラフィ法とイオン注入法により、低濃度のN型不純物拡散層213と低濃度のP型不純物拡散層214を形成する。次いで、ゲート電極205の側面にシリコン酸化膜あるいはシリコン窒化膜から構成されるサイドウォール206を既知のCVD技術とエッチング技術を用いて形成する。

【0050】次に、図2(b)に示すようにフォトリソ

グラフィー法とイオン注入法により、N型不純物拡散層のソース・ドレイン領域207とP型不純物拡散層のソース・ドレイン領域208を形成する。次いで、ゲート電極205である多結晶シリコンの表面と半導体基板表面の自然酸化膜を除去し、例えばゲート電極に到達する電荷量 $Q$ が $5\text{C}/\text{cm}^2$ 以下になるような条件とするマグネトロンスパッタ装置を用いて、高融点金属であるチタンをスパッタ堆積してチタン膜209を形成する。

【0051】このときに使用するマグネトロンスパッタ装置の構成を図7(b)、(d)または(e)に示す。従来のスパッタ装置として、図7(a)に示す如く、チャンバ71内にウェハホルダ72上にウェハ73が載置され、ウェハ73に離間対向する位置にターゲット74が配置された、ホルダーマグネットがない構造のスパッタ装置が知られているが、このものは発明者らの詳細な実験結果により、プラズマ75のプラズマ密度が最大の領域が最もゲート初期耐圧劣化が見られた。

【0052】これに対して、図7(b)に示すマグネトロンスパッタ装置は、ホルダーマグネットがない構造のマグネトロンスパッタ装置において、プラズマ77のプラズマ密度最大の領域が基板(ウェハ)外側になるように、大きさを設定したターゲット76を用いた構造のマグネトロンスパッタ装置であり、上記のチタン膜209をスパッタ堆積した場合には、プラズマ77から発生した電荷がウェハ73に到達しないようにできるため、良好な電気特性が得られた。

【0053】また、図7(a)及び(b)に示したマグネトロンスパッタ装置は、プラズマ75、77がウェハ73に直接接触している構造であるが、従来のマグネトロンスパッタ装置には図7(c)に示すように、プラズマ80がウェハ73に接しない状態でホルダーマグネット79が装着されている構造のマグネトロンスパッタ装置も知られている。すなわち、この従来のマグネトロンスパッタ装置では、チャンバ71内にウェハホルダ72上にホルダーマグネット79を介してウェハ73が載置されており、ターゲット74からのプラズマ80はウェハ73には接しない。

【0054】しかし、この従来のマグネトロンスパッタ装置でも、プラズマから発生した電荷( $\text{Ar}^+$ あるいは電子)がウェハ73に到達することにより、同様にゲート初期耐圧不良が生じ、発明者の詳細な実験結果より、ウェハ73周辺部にゲート初期耐圧の劣化箇所が見られた。

【0055】そこで、このホルダーマグネットがある構造のマグネトロンスパッタ装置として、この実施の形態では、図7(d)または図7(e)に示した構造のマグネトロンスパッタ装置を使用してチタン膜209をゲート電極に到達する電荷量 $Q$ が $5\text{C}/\text{cm}^2$ 以下になるような条件でスパッタ堆積する。図7(d)に示すマグネトロンスパッタ装置は、プラズマを安定化させるために

取り付けられているホルダーマグネット81を、ウェハ73の側面を覆う形状とした点に特徴があり、これにより、プラズマ82から発生した電荷を、ホルダーマグネット81の磁場によりトラップすることにより、ゲート初期耐圧不良を抑制することができる。

【0056】また、図7(e)に示すマグネトロンスパッタ装置は、プラズマを安定化させるために取り付けられているホルダーマグネット83の磁界強度を、プラズマ84のプラズマ最大領域がウェハ73より上部にあるように設定した点に特徴があり、これにより、プラズマ84から発生した電荷を、ホルダーマグネット83の磁場によりトラップすることにより、ゲート初期耐圧不良を抑制することができる。

【0057】図7(d)あるいは図7(e)に示した構造のマグネトロンスパッタ装置の場合には、ホルダーマグネット81、83から発生した磁場により電荷がトラップされたことで、周辺部にも劣化箇所は見られず良好な電気特性が得られた。実際には、マグネトロンスパッタ装置の構造によってゲート初期耐圧の劣化の程度が変化するため、上述のプラズマ最大領域を変更する方法とウェハ側のホルダーマグネットにより発生する磁場によってトラップする方法の組み合わせで最適化する場合も考えられる。

【0058】この第2の実施の形態では、チタンを堆積した例を示しているが、コバルト、ニッケル等の他の高融点金属を堆積するようにしても同様の効果が得られることは勿論である。

【0059】再び図2に戻って説明するに、次に図2(c)に示すように窒素雰囲気中で $700^\circ\text{C}$ 以下の急速熱処理(RTA)をすることにより、多結晶シリコンであるゲート電極205の表面およびソース・ドレイン領域107および108と接触するチタン膜109の界面のみにC49型構造のチタンシリサイド210を形成する。また、この際、図2(c)に示すように、フィールド酸化膜203およびサイドウォール206と接触するチタン膜209と半導体基板上のチタン膜209の一部は窒化されて窒化チタン膜211となる。

【0060】次に、図2(d)に示すように、アンモニア水および過酸化水素水等の混合液などにより、選択的にウェットエッチングし、未反応チタンと窒化チタン膜211のみを除去する。次いで、前述のRTAよりも高温( $800^\circ\text{C}$ 以上)のRTAを行い、前記のC49型構造のチタンシリサイド210よりも電気抵抗率の低いC54型構造のチタンシリサイド212を形成する。

【0061】この実施の形態では、マグネトロンスパッタ装置構成を図7(b)、(d)または(e)のような構造にすることで、プラズマから発生する電荷がウェハに到達せず、ゲート初期耐圧劣化が抑えられる。更に、第1の実施の形態で用いるマグネトロンスパッタ装置では導電体の網状のコリメート板を挿入しているた

め、スパッタされた膜が導電体の網状のコリメート板に堆積されることによりウェハー上へのスパッタレートの低下やパーティクル等の問題のため、コリメート板の交換の必要があるのに対し、この第2の実施の形態で用いるマグネトロンスパッタ装置では、導電体の網状のコリメート板を挿入していないため、コリメート板の交換の必要がなくなり、装置を安定に維持し易いという利点もある。

【0062】なお、以上の第1および第2の実施の形態では、ゲート及び拡散層上に同時にシリサイドを形成する方法について示したが、ポリサイドゲート(WSix/Poly-Si)、ポリタメルゲート(W/WNx/Poly-Si)あるいは、メタルゲート(W/SiO<sub>2</sub>)構造等のフローティングゲート上に高融点金属をスパッタして拡散層上にシリサイドを形成する場合についても、本発明を適用できることは勿論である。

【0063】本発明に係るスパッタ装置の実施形態例  
本実施形態例は、本発明に係るスパッタ装置をマグネトロンスパッタ装置に適用した実施形態の一例であって、図10(a)は本実施形態例のマグネトロンスパッタ装置の構成を示す模式的断面図、図10(b)はコリメート板の平面図、図10(c)はコリメート板の側面図である。図10中、図8と同じ部品、部位には同じ符号を付している。本実施形態例のマグネトロンスパッタ装置30は、図10に示すように、基本的には、前述の図6に示したマグネトロンスパッタ装置と同じ構成を備えており、スパッタ・チャンバ12内に、ウェハーWを載置させるウェハーホルダ14と、ウェハーWに対して離間、対面する位置にターゲットTを保持するカソードマグネット16と、ウェハーホルダ14とカソードマグネット16との間に設けられた網板状のコリメート板32とを備えている。

【0064】コリメート板32は、スパッタ粒子の異方性を高めると共に荷電粒子を捕捉するために設けられており、図10(b)に示すように、正六角形を連続させた網形状の、導電体からなる網状板として構成され、接地されている。コリメート板32の正六角形の網目又は孔は、ターゲットTからウェハーWに向かって貫通し、網目又は孔のアスペクト比は1である。即ち、コリメート板の厚さt(図10(c)参照)と網目又は孔の径D(網目又は孔の最大径、図10(b)参照)とは同じ長さである。また、コリメート板32は、位置調整機構34により、コリメート板32の面からカソードマグネット16のターゲット保持面までの距離(T/C間距離、図10(a)では、L<sub>1</sub>で表示)が変更され、その位置に保持されるようになっている。位置調整機構34は、既知の機構であって、油圧シリンダ、エアシリンダ等の駆動装置によりコリメート板32を上下に自在に昇降させる。なお、コリメート板32の広さは、コリメート板32がウェハーWの全面を覆っている必要もなく、プラ

ズマ強度分布が高い、あるいは荷電粒子が発生しやすい領域だけをカバーしておればよい。

#### 【0065】実験例1

アネルバ(株)製のモデル番号I-1060にコリメート板を装着した、本実施形態例のマグネトロンスパッタ装置30と同じ構成の実験装置を使って、スパッタリング実験を行った。以下に、実験装置の仕様を簡単に示す。

ターゲット

厚さ : 3mm

直径 : 12インチ

ウェハーホルダ

ウェハー寸法 : 6インチ径又は8インチ径

チャック方式 : クランプチャック

コリメート板

孔径D : 23mm

厚さt : 23mm

孔の形状 : 正六角形の連続形状

アスペクト比 : 1

材質 : ステンレス鋼

【0066】上述の実験装置で、カソードマグネット16のターゲット保持面とウェハーWの表面との距離(T/S間距離、図10(a)では、L<sub>2</sub>で表示)を103mmに調整し、かつカソードマグネット16のターゲット保持面とコリメート板32の対向面との距離L<sub>1</sub>を34mmに調整して、ウェハーホルダ14とカソードマグネット16との間に印加するスパッタ電力を1.0kW、1.5kW及び2.0kWに変えて、以下のスパッタリング条件でC<sub>o</sub>をスパッタし、膜厚100ÅのC<sub>o</sub>膜を図9に示すポリシリコン膜上に成膜した。

スパッタリング条件

ホルダ温度 : 室温

チャンバ圧力 : 3~8mTorr

次いで、ゲート酸化膜の絶縁耐圧の良否をチップ毎に調べ、図12(a)~(c)に示すように、ゲート酸化膜の重度絶縁不良のチップを黒色、及び軽度絶縁不良のチップを灰色に彩色した。

#### 【0067】実験例2

実験例1と同じ実験装置を使い、カソードマグネット16のターゲット保持面とウェハーWの表面との距離L<sub>2</sub>を113mmに調整し、かつカソードマグネット16のターゲット保持面とコリメート板32の対向面との距離L<sub>1</sub>を24mm、29mm、34mm、39mm、44mm及び56mmに変更し、かつ同じL<sub>1</sub>でウェハーホルダ14とカソードマグネット16との間に印加するスパッタ電力を1.0kW、1.5kW及び2.0kWに変えて、計18回の相互に異なる条件でC<sub>o</sub>スパッタリングを行った。尚、その他の条件は、実験例1と同じスパッタリング条件と同じである。次いで、ゲート酸化膜の絶縁耐圧の良否をチップ毎に調べ、図13(a)~(c)から図



18(a)～(c)に示すように、ゲート酸化膜の重度絶縁不良のチップを黒色、及び軽度絶縁不良のチップを灰色に彩色した。

【0068】図19に示すように、スパッタ電力をパラメータとして、実験例1と2の実験結果を集計した。図19では、横軸に $L_1$ 、縦軸にゲート酸化膜の良品率(%)を取っている。図19から判る通り、スパッタ電力の大小にかかわらず、 $L_1$ が39mm以下では、良品率がほぼ100%に達し、一方、 $L_1$ が44mm以上では、良品率は60%以下に急激に低下する。即ち、ゲート酸化膜の良品率、即ちコリメート板32の介在効果に関し、コリメート板32のターゲット、又はカソードマグネットに対する明確な臨界的位置が、39mmと44mmの間に存在することが判る。図19の左端の棒グラフは、コリメート板を介在させないときの良品率の数値であって、 $L_1$ が56mmのときの良品率とほぼ同じである。

#### 【0069】実験例3

実験例1と同じ実験装置を使い、カソードマグネットに対するコリメート板の距離 $L_1$ を29mm、カソードマグネットとウェハーホルダとの距離 $L_2$ を68mmに設定して、以下のスパッタリング条件の下でスパッタ電力(kW)とゲート酸化膜の良品率との関係を調べ、その結果を図20に示した。また、比較のために、コリメート板を備えていないこと除いて実験装置と同じ構成のマグネトロンスパッタ装置を使って、スパッタリングを行い、その結果も合わせて図20に示した。

##### スパッタリング条件

チャンバ圧力 : 8～10mTorr

ガス流量 : 80～100scc/m

スパッタパワー : 1.5kW

図20から判る通り、本発明で特定した距離関係でコリメート板を設けることにより、コリメート板を備えないマグネトロンスパッタ装置に比べて、本実施形態例のマグネトロンスパッタ装置は、ゲート酸化膜の良品率のスパッタ電力依存性が極めて低い。

#### 【0070】実験例4

実験例1と同じ実験装置を使い、カソードマグネットに対するコリメート板の距離 $L_1$ を29mm、カソードマグネットとウェハーホルダとの距離 $L_2$ を68mmに設定して、以下のスパッタリング条件の下でスパッタレート( $\text{\AA}/\text{sec}$ )とゲート酸化膜の良品率の関係を調べ、その結果を図21に表示した。また、比較のために、コリメート板を備えていないこと除いて本実施形態例の同じ構成のマグネトロンスパッタ装置を使って、スパッタリングを行い、その結果も合わせて図21に表示した。

##### スパッタリング条件

チャンバ圧力 : 8～10mTorr

ガス流量 : 80～100scc/m

スパッタパワー : 1.5kW

図21から判る通り、本発明で特定した距離関係でコリ

メート板を設けることにより、コリメート板を備えないマグネトロンスパッタ装置に比べて、本実施形態例のマグネトロンスパッタ装置は、良品率のスパッタレート依存性が低い。

【0071】ところで、スパッタレートを上げることにより、導電性の金属(もしくは金属珪化物)がウェハー表面を速やかに覆うため、荷電粒子はゲートの深さ方向よりもウェハーの水平方向に進むようになり、ゲート酸化膜の初期耐圧劣化確率は低くなる。従って、スパッタレートを上げることは、図21に示すように、ゲート酸化膜の初期絶縁耐圧の劣化防止に有効である。但し、スパッタレートが速過ぎると、ウェハーの面内膜厚分布差が増大し、更には高温スパッタ時のシリサイド化反応量の減少なども懸念されるために、高スパッタレートでのスパッタは、余り好ましくない。実験例3のスパッタパワーを2.6kWにすることで、スパッタレートを上げると、コリメート板をカソードマグネット16のカソード保持面に対する距離を50mmにした場合でも、良品率は98%であることが検証された。なお、スパッタレートを上げてゲート酸化膜の絶縁耐圧の劣化防止を図ろうとしても、スパッタが始まった直後には荷電粒子のゲートへの飛来を遮断する導電性の金属膜が成膜されていないので、コリメート板を介在させた場合に比べて、ゲート酸化膜の初期耐圧劣化防止の効果が低い。また、装置メーカーの異なるエンジュラ(AMAT ENDURA)での結果で、46.5mmでも満足する結果が得られた。

#### 【0072】実験例5

実験例1及び実験例2で使用した本実施形態例のマグネトロンスパッタ装置を使い、カソードマグネットに対するコリメート板の距離 $L_1$ を34mm、カソードマグネットとウェハーホルダとの距離 $L_2$ を103mmに設定し、印加電圧を1.5kWに固定し、かつガス圧を5mTorr、8mTorr、10mTorr、及び15mTorrに設定して、それぞれ、C $\alpha$ スパッタリングを行い、ゲート酸化膜の良品率のガス圧依存性を関係を調べた。その結果、5mTorr、8mTorr、10mTorr、及び15mTorrのガス圧で、ゲート酸化膜の良品率は、それぞれ、100%であって、コリメート板を設けたマグネトロンスパッタ装置では、ゲート酸化膜の良品率には、ガス圧依存性が無いことが判った。

【0073】以上の実験例1から実験例5の結果から、本実施形態例のスパッタ装置は、カソードマグネット16のカソード保持面に対して距離24mm以上50mm以下の範囲にコリメート板32を配置させることにより、ゲート電極に高融点金属シリサイド膜を形成する際、ゲート酸化膜の絶縁耐圧の劣化が生じないようにして、高融点金属をポリシリコン膜上にスパッタできるスパッタ装置であることが実証されている。また、本実施形態例のスパッタ装置は、ゲート酸化膜の良品率に関し、スパッタ電力依存性、スパッタレート依存性及びガス圧依存性

が低く、スパッタリング条件を広い範囲で設定することができる。

【0074】

【発明の効果】以上説明したように、本発明によれば、半導体基板上に選択的に形成される絶縁膜間に高融点金属シリサイド層を形成する半導体装置の製造方法において、ゲート耐圧の劣化が生じない条件で高融点金属をスパッタ堆積するようにしたため、高融点金属シリサイド層を形成することにより低抵抗化を図るMOS型電界効果トランジスタ(MOSFET)を、ゲート絶縁膜の薄膜化や高集積化により微細化した場合でも、より信頼性高く製造することができる。

【0075】本発明に係るスパッタ装置によれば、ターゲットホルダと、ウェハーホルダとの間に、ターゲットからウェハーに向けて貫通した多数の貫通孔を有する導電体からなるコリメート板を接地した状態で介在させることにより、好適には、コリメート板をターゲットホルダーに対して第1の間隔 $D_1$ 以下で第2の間隔 $D_2$ 以上の範囲の間隔で配置することにより、ゲート電極に高融点金属シリサイド膜を形成する際、ゲート酸化膜の絶縁耐圧の劣化が生じないようにして、高融点金属をポリシリコン膜上にスパッタできるスパッタ装置を実現している。また、本発明に係るスパッタ装置は、ゲート酸化膜の良品率に関し、スパッタ電力依存性、スパッタレート依存性及びガス圧依存性が低く、スパッタリング条件を広い範囲で設定することができる。

【図面の簡単な説明】

【図1】本発明の第1の実施の形態の各工程での素子断面図である。

【図2】本発明の第2の実施の形態の各工程での素子断面図である。

【図3】従来方法の一例の各工程での素子断面図。

【図4】従来のスパッタ条件で行った場合のゲート耐圧の良品率等を示す図である。

【図5】コリメート板を挿入した場合のゲート耐圧特性の良品率等を示す図である。

【図6】本発明の第1の実施の形態で使用するスパッタ装置の構成図である。

【図7】本発明の第2の実施の形態で使用する各例のスパッタ装置と従来のスパッタ装置の構成図である。

【図8】従来のスパッタ装置の構成を示す模式図である。

【図9】シリサイド化の説明図である。

【図10】図10(a)は実施形態例のスパッタ装置の構成を示す模式図、図10(b)はコリメート板の平面図、図10(c)はコリメート板の側面図である。

【図11】従来のスパッタ装置を使ってスパッタリングした際のゲート酸化膜劣化を示すウェハーマップである。

【図12】図12(a)～(c)は、それぞれ、本実施

形態例のスパッタ装置を使って、相互に異なる条件下でスパッタした際のゲート酸化膜劣化を示すウェハーマップである。

【図13】図13(a)～(c)は、それぞれ、本実施形態例のスパッタ装置を使って、相互に異なる条件下でスパッタした際のゲート酸化膜劣化を示すウェハーマップである。

【図14】図14(a)～(c)は、それぞれ、本実施形態例のスパッタ装置を使って、相互に異なる条件下でスパッタした際のゲート酸化膜劣化を示すウェハーマップである。

【図15】図15(a)～(c)は、それぞれ、本実施形態例のスパッタ装置を使って、相互に異なる条件下でスパッタした際のゲート酸化膜劣化を示すウェハーマップである。

【図16】図16(a)～(c)は、それぞれ、本実施形態例のスパッタ装置を使って、相互に異なる条件下でスパッタした際のゲート酸化膜劣化を示すウェハーマップである。

【図17】図17(a)～(c)は、それぞれ、本実施形態例のスパッタ装置を使って、相互に異なる条件下でスパッタした際のゲート酸化膜劣化を示すウェハーマップである。

【図18】図17(a)～(c)は、それぞれ、本実施形態例のスパッタ装置を使って、相互に異なる条件下でスパッタした際のゲート酸化膜劣化を示すウェハーマップである。

【図19】スパッタ電力をパラメータとして、実験例1と2の実験結果を集計したグラフである。

【図20】良品率のスパッタパワー依存性を示すグラフである。

【図21】良品率のスパッタレート依存性を示すグラフである。


【符号の説明】

- 10 従来のスパッタ装置
- 12 スパッタ・チャンバ
- 14 ウェハーホルダ
- 16 カソードマグネット
- 20 シリコン基板
- 22 ポリシリコン膜
- 24 C<sub>o</sub>膜
- 26 サイドウォール
- 28 ゲート酸化膜
- 30 実施形態例のスパッタ装置
- 32 コリメート板
- 34 位置調整機構
- 61、71 チャンバ
- 62、72 ウェハーホルダ
- 63、73 ウェハー
- 65、74、76 ターゲット


66 コリメート板  
 75、77、80、82、84 プラズマ  
 79、81、83 ホルダマグネット  
 101、201 P型シリコン基板  
 102、202 Nウェル  
 103、203 フィールド酸化膜  
 104、204 ゲート絶縁膜  
 105、205 ゲート電極  
 106、206 サイドウォール

107、207 N型ソース・ドレイン領域  
 108、208 P型ソース・ドレイン領域  
 109、209 チタン膜  
 110、210 C49型構造のチタンシリサイド層  
 111、211 窒化チタン膜  
 112、212 C54型構造のチタンシリサイド層  
 113、213 N型不純物拡散層  
 114、214 P型不純物拡散層

【図1】




【図2】




101 : P型シリコン基板  
 102 : N型ウェル  
 103 : フィールド酸化膜  
 104 : ゲート絶縁膜  
 105 : ゲート電極  
 106 : サイドウォール  
 107 : N型ソース・ドレイン領域  
 108 : P型ソース・ドレイン領域  
 109 : チタン膜  
 110 : C49型構造のチタンシリサイド層  
 111 : 窒化チタン膜  
 112 : C54型構造のチタンシリサイド層

201 : P型シリコン基板  
 202 : N型ウェル  
 203 : フィールド酸化膜  
 204 : ゲート絶縁膜  
 205 : ゲート電極  
 206 : サイドウォール  
 207 : N型ソース・ドレイン領域  
 208 : P型ソース・ドレイン領域  
 209 : チタン膜  
 210 : C49型構造のチタンシリサイド層  
 211 : 窒化チタン膜  
 212 : C54型構造のチタンシリサイド層


【図4】



【図5】




【図11】




コリメータなし

【図3】




- 301 : P型シリコン基板    307 : N型ソース・ドレイン領域  
 302 : N型ウェル        308 : P型ソース・ドレイン領域  
 303 : フィールド酸化膜    309 : チタン膜  
 304 : ゲート絶縁膜        310 : C49型構造のチタンシリサイド層  
 305 : ゲート電極        311 : 窒化チタン膜  
 306 : サイドウォール    312 : C54構造のチタンシリサイド層



【図8】




【図9】




【図19】




【図7】




【図10】




【図12】




【図13】




【図14】




【図15】




【図16】




【図17】




【図18】



【図20】



【図21】



フロントページの続き

(51)Int.Cl.<sup>6</sup>

識別記号

F I

H 0 1 L 29/78

21/336

(72)発明者 樋口 実  
東京都港区芝五丁目 7 番 1 号 日本電気株  
式会社内



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ BLACK BORDERS
- ☒ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☒ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.